1 |
/* |
2 |
* Copyright (C) 2005 Anders Gavare. All rights reserved. |
3 |
* |
4 |
* Redistribution and use in source and binary forms, with or without |
5 |
* modification, are permitted provided that the following conditions are met: |
6 |
* |
7 |
* 1. Redistributions of source code must retain the above copyright |
8 |
* notice, this list of conditions and the following disclaimer. |
9 |
* 2. Redistributions in binary form must reproduce the above copyright |
10 |
* notice, this list of conditions and the following disclaimer in the |
11 |
* documentation and/or other materials provided with the distribution. |
12 |
* 3. The name of the author may not be used to endorse or promote products |
13 |
* derived from this software without specific prior written permission. |
14 |
* |
15 |
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND |
16 |
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
17 |
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
18 |
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE |
19 |
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
20 |
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS |
21 |
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) |
22 |
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT |
23 |
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY |
24 |
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF |
25 |
* SUCH DAMAGE. |
26 |
* |
27 |
* |
28 |
* $Id: cpu_ia64.c,v 1.2 2005/08/14 11:14:38 debug Exp $ |
29 |
* |
30 |
* IA64 CPU emulation. |
31 |
* |
32 |
* TODO: Everything. |
33 |
*/ |
34 |
|
35 |
#include <stdio.h> |
36 |
#include <stdlib.h> |
37 |
#include <string.h> |
38 |
#include <ctype.h> |
39 |
|
40 |
#include "misc.h" |
41 |
|
42 |
|
43 |
#ifndef ENABLE_IA64 |
44 |
|
45 |
|
46 |
#include "cpu_ia64.h" |
47 |
|
48 |
|
49 |
/* |
50 |
* ia64_cpu_family_init(): |
51 |
* |
52 |
* Bogus, when ENABLE_IA64 isn't defined. |
53 |
*/ |
54 |
int ia64_cpu_family_init(struct cpu_family *fp) |
55 |
{ |
56 |
return 0; |
57 |
} |
58 |
|
59 |
|
60 |
#else /* ENABLE_IA64 */ |
61 |
|
62 |
|
63 |
#include "cpu.h" |
64 |
#include "machine.h" |
65 |
#include "memory.h" |
66 |
#include "symbol.h" |
67 |
|
68 |
#include "tmp_ia64_head.c" |
69 |
|
70 |
|
71 |
/* |
72 |
* ia64_cpu_new(): |
73 |
* |
74 |
* Create a new IA64 CPU object by filling the CPU struct. |
75 |
* Return 1 on success, 0 if cpu_type_name isn't a valid IA64 processor. |
76 |
*/ |
77 |
int ia64_cpu_new(struct cpu *cpu, struct memory *mem, |
78 |
struct machine *machine, int cpu_id, char *cpu_type_name) |
79 |
{ |
80 |
int i; |
81 |
|
82 |
if (strcasecmp(cpu_type_name, "IA64") != 0) |
83 |
return 0; |
84 |
|
85 |
cpu->memory_rw = ia64_memory_rw; |
86 |
cpu->update_translation_table = ia64_update_translation_table; |
87 |
cpu->invalidate_translation_caches_paddr = |
88 |
ia64_invalidate_translation_caches_paddr; |
89 |
cpu->invalidate_code_translation_caches = |
90 |
ia64_invalidate_code_translation_caches; |
91 |
cpu->is_32bit = 0; |
92 |
|
93 |
/* Only show name and caches etc for CPU nr 0: */ |
94 |
if (cpu_id == 0) { |
95 |
debug("%s", cpu->name); |
96 |
} |
97 |
|
98 |
/* Create the default virtual->physical->host translation: */ |
99 |
cpu->cd.ia64.vph_default_page = malloc(sizeof(struct ia64_vph_page)); |
100 |
if (cpu->cd.ia64.vph_default_page == NULL) { |
101 |
fprintf(stderr, "out of memory in ia64_cpu_new()\n"); |
102 |
exit(1); |
103 |
} |
104 |
memset(cpu->cd.ia64.vph_default_page, 0, sizeof(struct ia64_vph_page)); |
105 |
for (i=0; i<IA64_LEVEL0; i++) |
106 |
cpu->cd.ia64.vph_table0[i] = cpu->cd.ia64.vph_table0_kernel[i] |
107 |
= cpu->cd.ia64.vph_default_page; |
108 |
|
109 |
return 1; |
110 |
} |
111 |
|
112 |
|
113 |
/* |
114 |
* ia64_cpu_dumpinfo(): |
115 |
*/ |
116 |
void ia64_cpu_dumpinfo(struct cpu *cpu) |
117 |
{ |
118 |
/* TODO */ |
119 |
debug("\n"); |
120 |
} |
121 |
|
122 |
|
123 |
/* |
124 |
* ia64_cpu_list_available_types(): |
125 |
* |
126 |
* Print a list of available IA64 CPU types. |
127 |
*/ |
128 |
void ia64_cpu_list_available_types(void) |
129 |
{ |
130 |
/* TODO */ |
131 |
|
132 |
debug("IA64\n"); |
133 |
} |
134 |
|
135 |
|
136 |
/* |
137 |
* ia64_cpu_register_match(): |
138 |
*/ |
139 |
void ia64_cpu_register_match(struct machine *m, char *name, |
140 |
int writeflag, uint64_t *valuep, int *match_register) |
141 |
{ |
142 |
int cpunr = 0; |
143 |
|
144 |
/* CPU number: */ |
145 |
|
146 |
/* TODO */ |
147 |
|
148 |
if (strcasecmp(name, "pc") == 0) { |
149 |
if (writeflag) { |
150 |
m->cpus[cpunr]->pc = *valuep; |
151 |
} else |
152 |
*valuep = m->cpus[cpunr]->pc; |
153 |
*match_register = 1; |
154 |
} |
155 |
|
156 |
/* TODO */ |
157 |
} |
158 |
|
159 |
|
160 |
/* |
161 |
* ia64_cpu_register_dump(): |
162 |
* |
163 |
* Dump cpu registers in a relatively readable format. |
164 |
* |
165 |
* gprs: set to non-zero to dump GPRs and some special-purpose registers. |
166 |
* coprocs: set bit 0..3 to dump registers in coproc 0..3. |
167 |
*/ |
168 |
void ia64_cpu_register_dump(struct cpu *cpu, int gprs, int coprocs) |
169 |
{ |
170 |
char *symbol; |
171 |
uint64_t offset; |
172 |
int x = cpu->cpu_id; |
173 |
|
174 |
if (gprs) { |
175 |
symbol = get_symbol_name(&cpu->machine->symbol_context, |
176 |
cpu->pc, &offset); |
177 |
debug("cpu%i:\t pc = 0x%016llx", x, (long long)cpu->pc); |
178 |
debug(" <%s>\n", symbol != NULL? symbol : " no symbol "); |
179 |
|
180 |
/* TODO */ |
181 |
} |
182 |
} |
183 |
|
184 |
|
185 |
/* |
186 |
* ia64_cpu_show_full_statistics(): |
187 |
* |
188 |
* Show detailed statistics on opcode usage on each cpu. |
189 |
*/ |
190 |
void ia64_cpu_show_full_statistics(struct machine *m) |
191 |
{ |
192 |
fatal("ia64_cpu_show_full_statistics(): TODO\n"); |
193 |
} |
194 |
|
195 |
|
196 |
/* |
197 |
* ia64_cpu_tlbdump(): |
198 |
* |
199 |
* Called from the debugger to dump the TLB in a readable format. |
200 |
* x is the cpu number to dump, or -1 to dump all CPUs. |
201 |
* |
202 |
* If rawflag is nonzero, then the TLB contents isn't formated nicely, |
203 |
* just dumped. |
204 |
*/ |
205 |
void ia64_cpu_tlbdump(struct machine *m, int x, int rawflag) |
206 |
{ |
207 |
fatal("ia64_cpu_tlbdump(): TODO\n"); |
208 |
} |
209 |
|
210 |
|
211 |
/* |
212 |
* ia64_cpu_interrupt(): |
213 |
*/ |
214 |
int ia64_cpu_interrupt(struct cpu *cpu, uint64_t irq_nr) |
215 |
{ |
216 |
fatal("ia64_cpu_interrupt(): TODO\n"); |
217 |
return 0; |
218 |
} |
219 |
|
220 |
|
221 |
/* |
222 |
* ia64_cpu_interrupt_ack(): |
223 |
*/ |
224 |
int ia64_cpu_interrupt_ack(struct cpu *cpu, uint64_t irq_nr) |
225 |
{ |
226 |
/* fatal("ia64_cpu_interrupt_ack(): TODO\n"); */ |
227 |
return 0; |
228 |
} |
229 |
|
230 |
|
231 |
/* |
232 |
* ia64_cpu_disassemble_instr(): |
233 |
* |
234 |
* Convert an instruction word into human readable format, for instruction |
235 |
* tracing. |
236 |
* |
237 |
* If running is 1, cpu->pc should be the address of the instruction. |
238 |
* |
239 |
* If running is 0, things that depend on the runtime environment (eg. |
240 |
* register contents) will not be shown, and addr will be used instead of |
241 |
* cpu->pc for relative addresses. |
242 |
*/ |
243 |
int ia64_cpu_disassemble_instr(struct cpu *cpu, unsigned char *ib, |
244 |
int running, uint64_t dumpaddr, int bintrans) |
245 |
{ |
246 |
uint64_t offset; |
247 |
char *symbol; |
248 |
|
249 |
if (running) |
250 |
dumpaddr = cpu->pc; |
251 |
|
252 |
symbol = get_symbol_name(&cpu->machine->symbol_context, |
253 |
dumpaddr, &offset); |
254 |
if (symbol != NULL && offset == 0) |
255 |
debug("<%s>\n", symbol); |
256 |
|
257 |
if (cpu->machine->ncpus > 1 && running) |
258 |
debug("cpu%i:\t", cpu->cpu_id); |
259 |
|
260 |
debug("%016llx: ", (long long)dumpaddr); |
261 |
|
262 |
debug("TODO\n"); |
263 |
|
264 |
/* iw = ib[0] + (ib[1]<<8) + (ib[2]<<16) + (ib[3]<<24); */ |
265 |
|
266 |
return 16; |
267 |
} |
268 |
|
269 |
|
270 |
#include "tmp_ia64_tail.c" |
271 |
|
272 |
|
273 |
#endif /* ENABLE_IA64 */ |