/[gxemul]/trunk/src/devices/dev_ns16550.c
This is repository of my old source code which isn't updated any more. Go to git.rot13.org for current projects!
ViewVC logotype

Annotation of /trunk/src/devices/dev_ns16550.c

Parent Directory Parent Directory | Revision Log Revision Log

Revision 24 - (hide annotations)
Mon Oct 8 16:19:56 2007 UTC (16 years, 7 months ago) by dpavlin
File MIME type: text/plain
File size: 10542 byte(s) 
++ trunk/HISTORY	(local)
$Id: HISTORY,v 1.1256 2006/06/23 20:43:44 debug Exp $
20060219	Various minor updates. Removing the old MIPS16 skeleton code,
		because it will need to be rewritten for dyntrans anyway.
20060220-22	Removing the non-working dyntrans backend support.
		Continuing on the 64-bit dyntrans virtual memory generalization.
20060223	More work on the 64-bit vm generalization.
20060225	Beginning on MIPS dyntrans load/store instructions.
		Minor PPC updates (64-bit load/store, etc).
		Fixes for the variable-instruction-length framework, some
		minor AVR updates (a simple Hello World program works!).
		Beginning on a skeleton for automatically generating documen-
		tation (for devices etc.).
20060226	PPC updates (adding some more 64-bit instructions, etc).
		AVR updates (more instructions).
		FINALLY found and fixed the zs bug, making NetBSD/macppc
		accept the serial console.
20060301	Adding more AVR instructions.
20060304	Continuing on AVR-related stuff. Beginning on a framework for
		cycle-accurate device emulation. Adding an experimental "PAL
		TV" device (just a dummy so far).
20060305	Adding more AVR instructions.
		Adding a dummy epcom serial controller (for TS7200 emulation).
20060310	Removing the emul() command from configuration files, so only
		net() and machine() are supported.
		Minor progress on the MIPS dyntrans rewrite.
20060311	Continuing on the MIPS dyntrans rewrite (adding more
		instructions, etc).
20060315	Adding more instructions (sllv, srav, srlv, bgtz[l], blez[l],
		beql, bnel, slti[u], various loads and stores).
20060316	Removing the ALWAYS_SIGNEXTEND_32 option, since it was rarely
		used.
		Adding more MIPS dyntrans instructions, and fixing bugs.
20060318	Implementing fast loads/stores for MIPS dyntrans (big/little
		endian, 32-bit and 64-bit modes).
20060320	Making MIPS dyntrans the default configure option; use
		"--enable-oldmips" to use the old bintrans system.
		Adding MIPS dyntrans dmult[u]; minor updates.
20060322	Continuing... adding some more instructions.
		Adding a simple skeleton for demangling C++ "_ZN" symbols.
20060323	Moving src/debugger.c into a new directory (src/debugger/).
20060324	Fixing the hack used to load PPC ELFs (useful for relocated
		Linux/ppc kernels), and adding a dummy G3 machine mode.
20060325-26	Beginning to experiment with GDB remote serial protocol
		connections; adding a -G command line option for selecting
		which TCP port to listen to.
20060330	Beginning a major cleanup to replace things like "0x%016llx"
		with more correct "0x%016"PRIx64, etc.
		Continuing on the GDB remote serial protocol support.
20060331	More cleanup, and some minor GDB remote progress.
20060402	Adding a hack to the configure script, to allow compilation
		on systems that lack PRIx64 etc.
20060406	Removing the temporary FreeBSD/arm hack in dev_ns16550.c and
		replacing it with a better fix from Olivier Houchard.
20060407	A remote debugger (gdb or ddd) can now start and stop the
		emulator using the GDB remote serial protocol, and registers
		and memory can be read. MIPS only for now.
20060408	More GDB progress: single-stepping also works, and also adding
		support for ARM, PowerPC, and Alpha targets.
		Continuing on the delay-slot-across-page-boundary issue.
20060412	Minor update: beginning to add support for the SPARC target
		to the remote GDB functionality.
20060414	Various MIPS updates: adding more instructions for dyntrans
		(eret, add), and making some exceptions work. Fixing a bug
		in dmult[u].
		Implementing the first SPARC instructions (sethi, or).
20060415	Adding "magic trap" instructions so that PROM calls can be
		software emulated in MIPS dyntrans.
		Adding more MIPS dyntrans instructions (ddiv, dadd) and
		fixing another bug in dmult.
20060416	More MIPS dyntrans progress: adding [d]addi, movn, movz, dsllv,
		rfi, an ugly hack for supporting R2000/R3000 style faked caches,
		preliminary interrupt support, and various other updates and
		bugfixes.
20060417	Adding more SPARC instructions (add, sub, sll[x], sra[x],
		srl[x]), and useful SPARC header definitions.
		Adding the first (trivial) x86/AMD64 dyntrans instructions (nop,
		cli/sti, stc/clc, std/cld, simple mov, inc ax). Various other
		x86 updates related to variable instruction length stuff.
		Adding unaligned loads/stores to the MIPS dyntrans mode (but
		still using the pre-dyntrans (slow) imlementation).
20060419	Fixing a MIPS dyntrans exception-in-delay-slot bug.
		Removing the old "show opcode statistics" functionality, since
		it wasn't really useful and isn't implemented for dyntrans.
		Single-stepping (or running with instruction trace) now looks
		ok with dyntrans with delay-slot architectures.
20060420	Minor hacks (removing the -B command line option when compiled
		for non-bintrans, and some other very minor updates).
		Adding (slow) MIPS dyntrans load-linked/store-conditional.
20060422	Applying fixes for bugs discovered by Nils Weller's nwcc
		(static DEC memmap => now per machine, and adding an extern
		keyword in cpu_arm_instr.c).
		Finally found one of the MIPS dyntrans bugs that I've been
		looking for (copy/paste spelling error BIG vs LITTLE endian in
		cpu_mips_instr_loadstore.c for 16-bit fast stores).
		FINALLY found the major MIPS dyntrans bug: slti vs sltiu
		signed/unsigned code in cpu_mips_instr.c. :-)
		Adding more MIPS dyntrans instructions (lwc1, swc1, bgezal[l],
		ctc1, tlt[u], tge[u], tne, beginning on rdhwr).
		NetBSD/hpcmips can now reach userland when using dyntrans :-)
		Adding some more x86 dyntrans instructions.
		Finally removed the old Alpha-specific virtual memory code,
		and replaced it with the generic 64-bit version.
		Beginning to add disassembly support for SPECIAL3 MIPS opcodes.
20060423	Continuing on the delay-slot-across-page-boundary issue;
		adding an end_of_page2 ic slot (like I had planned before, but
		had removed for some reason).
		Adding a quick-and-dirty fallback to legacy coprocessor 1
		code (i.e. skipping dyntrans implementation for now).
		NetBSD/hpcmips and NetBSD/pmax (when running on an emulated
		R4400) can now be installed and run. :-)  (Many bugs left
		to fix, though.)
		Adding more MIPS dyntrans instructions: madd[u], msub[u].
		Cleaning up the SPECIAL2 vs R5900/TX79/C790 "MMI" opcode
		maps somewhat (disassembly and dyntrans instruction decoding).
20060424	Adding an isa_revision field to mips_cpu_types.h, and making
		sure that SPECIAL3 opcodes cause Reserved Instruction
		exceptions on MIPS32/64 revisions lower than 2.
		Adding the SPARC 'ba', 'call', 'jmpl/retl', 'and', and 'xor'
		instructions.
20060425	Removing the -m command line option ("run at most x 
		instructions") and -T ("single_step_on_bad_addr"), because
		they never worked correctly with dyntrans anyway.
		Freshening up the man page.
20060428	Adding more MIPS dyntrans instructions: bltzal[l], idle.
		Enabling MIPS dyntrans compare interrupts.
20060429	FINALLY found the weird dyntrans bug, causing NetBSD etc. to
		behave strangely: some floating point code (conditional
		coprocessor branches) could not be reused from the old
		non-dyntrans code. The "quick-and-dirty fallback" only appeared
		to work. Fixing by implementing bc1* for MIPS dyntrans.
		More MIPS instructions: [d]sub, sdc1, ldc1, dmtc1, dmfc1, cfc0.
		Freshening up MIPS floating point disassembly appearance.
20060430	Continuing on C790/R5900/TX79 disassembly; implementing 128-bit
		"por" and "pextlw".
20060504	Disabling -u (userland emulation) unless compiled as unstable
		development version.
		Beginning on freshening up the testmachine include files,
		to make it easier to reuse those files (placing them in
		src/include/testmachine/), and beginning on a set of "demos"
		or "tutorials" for the testmachine functionality.
		Minor updates to the MIPS GDB remote protocol stub.
		Refreshing doc/experiments.html and gdb_remote.html.
		Enabling Alpha emulation in the stable release configuration,
		even though no guest OSes for Alpha can run yet.
20060505	Adding a generic 'settings' object, which will contain
		references to settable variables (which will later be possible
		to access using the debugger).
20060506	Updating dev_disk and corresponding demo/documentation (and
		switching from SCSI to IDE disk types, so it actually works
		with current test machines :-).
20060510	Adding a -D_LARGEFILE_SOURCE hack for 64-bit Linux hosts,
		so that fseeko() doesn't give a warning.
		Updating the section about how dyntrans works (the "runnable
		IR") in doc/intro.html.
		Instruction updates (some x64=1 checks, some more R5900
		dyntrans stuff: better mul/mult separation from MIPS32/64,
		adding ei and di).
		Updating MIPS cpuregs.h to a newer one (from NetBSD).
		Adding more MIPS dyntrans instructions: deret, ehb.
20060514	Adding disassembly and beginning implementation of SPARC wr
		and wrpr instructions.
20060515	Adding a SUN SPARC machine mode, with dummy SS20 and Ultra1
		machines. Adding the 32-bit "rd psr" instruction.
20060517	Disassembly support for the general SPARC rd instruction.
		Partial implementation of the cmp (subcc) instruction.
		Some other minor updates (making sure that R5900 processors
		start up with the EIE bit enabled, otherwise Linux/playstation2
		receives no interrupts).
20060519	Minor MIPS updates/cleanups.
20060521	Moving the MeshCube machine into evbmips; this seems to work
		reasonably well with a snapshot of a NetBSD MeshCube kernel.
		Cleanup/fix of MIPS config0 register initialization.
20060529	Minor MIPS fixes, including a sign-extension fix to the
		unaligned load/store code, which makes NetBSD/pmax on R3000
		work better with dyntrans. (Ultrix and Linux/DECstation still
		don't work, though.)
20060530	Minor updates to the Alpha machine mode: adding an AlphaBook
		mode, an LCA bus (forwarding accesses to an ISA bus), etc.
20060531	Applying a bugfix for the MIPS dyntrans sc[d] instruction from
		Ondrej Palkovsky. (Many thanks.)
20060601	Minifix to allow ARM immediate msr instruction to not give
		an error for some valid values.
		More Alpha updates.
20060602	Some minor Alpha updates.
20060603	Adding the Alpha cmpbge instruction. NetBSD/alpha prints its
		first boot messages :-) on an emulated Alphabook 1.
20060612	Minor updates; adding a dev_ether.h include file for the
		testmachine ether device. Continuing the hunt for the dyntrans
		bug which makes Linux and Ultrix on DECstation behave
		strangely... FINALLY found it! It seems to be related to
		invalidation of the translation cache, on tlbw{r,i}. There
		also seems to be some remaining interrupt-related problems.
20060614	Correcting the implementation of ldc1/sdc1 for MIPS dyntrans
		(so that it uses 16 32-bit registers if the FR bit in the
		status register is not set).
20060616	REMOVING BINTRANS COMPLETELY!
		Removing the old MIPS interpretation mode.
		Removing the MFHILO_DELAY and instruction delay stuff, because
		they wouldn't work with dyntrans anyway.
20060617	Some documentation updates (adding "NetBSD-archive" to some
		URLs, and new Debian/DECstation installation screenshots).
		Removing the "tracenull" and "enable-caches" configure options.
		Improving MIPS dyntrans performance somewhat (only invalidate
		translations if necessary, on writes to the entryhi register,
		instead of doing it for all cop0 writes).
20060618	More cleanup after the removal of the old MIPS emulation.
		Trying to fix the MIPS dyntrans performance bugs/bottlenecks;
		only semi-successful so far (for R3000).
20060620	Minor update to allow clean compilation again on Tru64/Alpha.
20060622	MIPS cleanup and fixes (removing the pc_last stuff, which
		doesn't make sense with dyntrans anyway, and fixing a cross-
		page-delay-slot-with-exception case in end_of_page).
		Removing the old max_random_cycles_per_chunk stuff, and the
		concept of cycles vs instructions for MIPS emulation.
		FINALLY found and fixed the bug which caused NetBSD/pmax
		clocks to behave strangely (it was a load to the zero register,
		which was treated as a NOP; now it is treated as a load to a
		dummy scratch register).
20060623	Increasing the dyntrans chunk size back to
		N_SAFE_DYNTRANS_LIMIT, instead of N_SAFE_DYNTRANS_LIMIT/2.
		Preparing for a quick release, even though there are known
		bugs, and performance for non-R3000 MIPS emulation is very
		poor. :-/
		Reverting to half the dyntrans chunk size again, because
		NetBSD/cats seemed less stable with full size chunks. :(
		NetBSD/sgimips 3.0 can now run :-)  (With release 0.3.8, only
		NetBSD/sgimips 2.1 worked, not 3.0.)

==============  RELEASE 0.4.0  ==============
1 dpavlin 4 /*
2 dpavlin 22 * Copyright (C) 2003-2006 Anders Gavare. All rights reserved.
3 dpavlin 4 *
4     * Redistribution and use in source and binary forms, with or without
5     * modification, are permitted provided that the following conditions are met:
6     *
7     * 1. Redistributions of source code must retain the above copyright
8     * notice, this list of conditions and the following disclaimer.
9     * 2. Redistributions in binary form must reproduce the above copyright
10     * notice, this list of conditions and the following disclaimer in the
11     * documentation and/or other materials provided with the distribution.
12     * 3. The name of the author may not be used to endorse or promote products
13     * derived from this software without specific prior written permission.
14     *
15     * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
16     * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
17     * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
18     * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
19     * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
20     * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
21     * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
22     * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
23     * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
24     * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
25     * SUCH DAMAGE.
26     *
27     *
28 dpavlin 24 * $Id: dev_ns16550.c,v 1.54 2006/04/06 18:08:42 debug Exp $
29 dpavlin 4 *
30     * NS16550 serial controller.
31     *
32 dpavlin 12 *
33     * TODO: Implement the FIFO.
34 dpavlin 4 */
35    
36     #include <stdio.h>
37     #include <stdlib.h>
38     #include <string.h>
39    
40     #include "console.h"
41     #include "cpu.h"
42 dpavlin 12 #include "device.h"
43 dpavlin 4 #include "machine.h"
44     #include "memory.h"
45     #include "misc.h"
46    
47     #include "comreg.h"
48    
49    
50 dpavlin 12 /* #define debug fatal */
51 dpavlin 4
52 dpavlin 12 #define TICK_SHIFT 14
53     #define DEV_NS16550_LENGTH 8
54 dpavlin 4
55     struct ns_data {
56 dpavlin 12 int addrmult;
57     int in_use;
58 dpavlin 4 int irqnr;
59 dpavlin 14 char *name;
60 dpavlin 4 int console_handle;
61 dpavlin 12 int enable_fifo;
62 dpavlin 4
63 dpavlin 12 unsigned char reg[DEV_NS16550_LENGTH];
64     unsigned char fcr; /* FIFO control register */
65 dpavlin 20 int int_asserted;
66 dpavlin 4 int dlab; /* Divisor Latch Access bit */
67     int divisor;
68 dpavlin 12
69 dpavlin 4 int databits;
70     char parity;
71     const char *stopbits;
72     };
73    
74    
75     /*
76     * dev_ns16550_tick():
77 dpavlin 12 *
78     * This function is called at regular intervals. An interrupt is caused to the
79     * CPU if there is a character available for reading, or if the transmitter
80     * slot is empty (i.e. the ns16550 is ready to transmit).
81 dpavlin 4 */
82     void dev_ns16550_tick(struct cpu *cpu, void *extra)
83     {
84     struct ns_data *d = extra;
85    
86     d->reg[com_iir] &= ~IIR_RXRDY;
87 dpavlin 22 if (console_charavail(d->console_handle))
88 dpavlin 12 d->reg[com_iir] |= IIR_RXRDY;
89 dpavlin 4
90 dpavlin 12 /*
91     * If interrupts are enabled, and interrupts are pending, then
92     * cause a CPU interrupt.
93     */
94 dpavlin 24
95 dpavlin 12 if (((d->reg[com_ier] & IER_ETXRDY) && (d->reg[com_iir] & IIR_TXRDY)) ||
96     ((d->reg[com_ier] & IER_ERXRDY) && (d->reg[com_iir] & IIR_RXRDY))) {
97 dpavlin 4 d->reg[com_iir] &= ~IIR_NOPEND;
98 dpavlin 20 if (d->reg[com_mcr] & MCR_IENABLE) {
99 dpavlin 4 cpu_interrupt(cpu, d->irqnr);
100 dpavlin 20 d->int_asserted = 1;
101     }
102 dpavlin 12 } else {
103     d->reg[com_iir] |= IIR_NOPEND;
104 dpavlin 20 if (d->int_asserted)
105     cpu_interrupt_ack(cpu, d->irqnr);
106     d->int_asserted = 0;
107 dpavlin 4 }
108     }
109    
110    
111     /*
112     * dev_ns16550_access():
113     */
114 dpavlin 22 DEVICE_ACCESS(ns16550)
115 dpavlin 4 {
116     uint64_t idata = 0, odata=0;
117 dpavlin 22 size_t i;
118 dpavlin 4 struct ns_data *d = extra;
119    
120 dpavlin 18 if (writeflag == MEM_WRITE)
121     idata = memory_readmax64(cpu, data, len);
122 dpavlin 4
123 dpavlin 20 #if 0
124 dpavlin 12 /* The NS16550 should be accessed using byte read/writes: */
125     if (len != 1)
126 dpavlin 14 fatal("[ ns16550 (%s): len=%i, idata=0x%16llx! ]\n",
127     d->name, len, (long long)idata);
128 dpavlin 20 #endif
129 dpavlin 12
130     /*
131     * Always ready to transmit:
132     */
133 dpavlin 4 d->reg[com_lsr] |= LSR_TXRDY | LSR_TSRE;
134 dpavlin 12 d->reg[com_msr] |= MSR_DCD | MSR_DSR | MSR_CTS;
135    
136     d->reg[com_iir] &= ~0xf0;
137     if (d->enable_fifo)
138     d->reg[com_iir] |= ((d->fcr << 5) & 0xc0);
139    
140 dpavlin 4 d->reg[com_lsr] &= ~LSR_RXRDY;
141 dpavlin 22 if (console_charavail(d->console_handle))
142 dpavlin 12 d->reg[com_lsr] |= LSR_RXRDY;
143 dpavlin 4
144 dpavlin 12 relative_addr /= d->addrmult;
145 dpavlin 4
146 dpavlin 12 if (relative_addr >= DEV_NS16550_LENGTH) {
147 dpavlin 14 fatal("[ ns16550 (%s): outside register space? relative_addr="
148     "0x%llx. bad addrmult? bad device length? ]\n", d->name,
149 dpavlin 12 (long long)relative_addr);
150     return 0;
151 dpavlin 4 }
152    
153 dpavlin 12 switch (relative_addr) {
154 dpavlin 4
155 dpavlin 12 case com_data: /* data AND low byte of the divisor */
156 dpavlin 4 /* Read/write of the Divisor value: */
157     if (d->dlab) {
158 dpavlin 12 /* Write or read the low byte of the divisor: */
159     if (writeflag == MEM_WRITE)
160     d->divisor = (d->divisor & 0xff00) | idata;
161     else
162 dpavlin 4 odata = d->divisor & 0xff;
163     break;
164     }
165    
166 dpavlin 12 /* Read/write of data: */
167 dpavlin 4 if (writeflag == MEM_WRITE) {
168 dpavlin 22 if (d->reg[com_mcr] & MCR_LOOPBACK)
169 dpavlin 4 console_makeavail(d->console_handle, idata);
170 dpavlin 22 else
171 dpavlin 4 console_putchar(d->console_handle, idata);
172     d->reg[com_iir] |= IIR_TXRDY;
173     } else {
174 dpavlin 22 int x = console_readchar(d->console_handle);
175     odata = x < 0? 0 : x;
176 dpavlin 4 }
177 dpavlin 12 dev_ns16550_tick(cpu, d);
178 dpavlin 4 break;
179 dpavlin 12
180 dpavlin 4 case com_ier: /* interrupt enable AND high byte of the divisor */
181     /* Read/write of the Divisor value: */
182     if (d->dlab) {
183     if (writeflag == MEM_WRITE) {
184     /* Set the high byte of the divisor: */
185 dpavlin 12 d->divisor = (d->divisor & 0xff) | (idata << 8);
186 dpavlin 14 debug("[ ns16550 (%s): speed set to %i bps ]\n",
187     d->name, (int)(115200 / d->divisor));
188 dpavlin 12 } else
189     odata = d->divisor >> 8;
190 dpavlin 4 break;
191     }
192    
193     /* IER: */
194     if (writeflag == MEM_WRITE) {
195     /* This is to supress Linux' behaviour */
196     if (idata != 0)
197 dpavlin 14 debug("[ ns16550 (%s): write to ier: 0x%02x ]"
198     "\n", d->name, (int)idata);
199 dpavlin 4
200 dpavlin 12 /* Needed for NetBSD 2.0.x, but not 1.6.2? */
201     if (!(d->reg[com_ier] & IER_ETXRDY)
202 dpavlin 4 && (idata & IER_ETXRDY))
203     d->reg[com_iir] |= IIR_TXRDY;
204    
205 dpavlin 12 d->reg[com_ier] = idata;
206 dpavlin 4 dev_ns16550_tick(cpu, d);
207 dpavlin 12 } else
208     odata = d->reg[com_ier];
209 dpavlin 4 break;
210 dpavlin 12
211 dpavlin 4 case com_iir: /* interrupt identification (r), fifo control (w) */
212     if (writeflag == MEM_WRITE) {
213 dpavlin 14 debug("[ ns16550 (%s): write to fifo control: 0x%02x ]"
214     "\n", d->name, (int)idata);
215 dpavlin 12 d->fcr = idata;
216 dpavlin 4 } else {
217 dpavlin 12 odata = d->reg[com_iir];
218 dpavlin 24 if (d->reg[com_iir] & IIR_TXRDY)
219     d->reg[com_iir] &= ~IIR_TXRDY;
220 dpavlin 14 debug("[ ns16550 (%s): read from iir: 0x%02x ]\n",
221     d->name, (int)odata);
222 dpavlin 4 dev_ns16550_tick(cpu, d);
223     }
224     break;
225 dpavlin 12
226 dpavlin 4 case com_lsr:
227     if (writeflag == MEM_WRITE) {
228 dpavlin 14 debug("[ ns16550 (%s): write to lsr: 0x%02x ]\n",
229     d->name, (int)idata);
230 dpavlin 12 d->reg[com_lsr] = idata;
231 dpavlin 4 } else {
232 dpavlin 12 odata = d->reg[com_lsr];
233 dpavlin 14 /* debug("[ ns16550 (%s): read from lsr: 0x%02x ]\n",
234     d->name, (int)odata); */
235 dpavlin 4 }
236     break;
237 dpavlin 12
238 dpavlin 4 case com_msr:
239     if (writeflag == MEM_WRITE) {
240 dpavlin 14 debug("[ ns16550 (%s): write to msr: 0x%02x ]\n",
241     d->name, (int)idata);
242 dpavlin 12 d->reg[com_msr] = idata;
243 dpavlin 4 } else {
244 dpavlin 12 odata = d->reg[com_msr];
245 dpavlin 14 debug("[ ns16550 (%s): read from msr: 0x%02x ]\n",
246     d->name, (int)odata);
247 dpavlin 4 }
248     break;
249 dpavlin 12
250 dpavlin 4 case com_lctl:
251     if (writeflag == MEM_WRITE) {
252 dpavlin 12 d->reg[com_lctl] = idata;
253 dpavlin 4 switch (idata & 0x7) {
254     case 0: d->databits = 5; d->stopbits = "1"; break;
255     case 1: d->databits = 6; d->stopbits = "1"; break;
256     case 2: d->databits = 7; d->stopbits = "1"; break;
257     case 3: d->databits = 8; d->stopbits = "1"; break;
258     case 4: d->databits = 5; d->stopbits = "1.5"; break;
259     case 5: d->databits = 6; d->stopbits = "2"; break;
260     case 6: d->databits = 7; d->stopbits = "2"; break;
261     case 7: d->databits = 8; d->stopbits = "2"; break;
262     }
263     switch ((idata & 0x38) / 0x8) {
264     case 0: d->parity = 'N'; break; /* none */
265     case 1: d->parity = 'O'; break; /* odd */
266     case 2: d->parity = '?'; break;
267     case 3: d->parity = 'E'; break; /* even */
268     case 4: d->parity = '?'; break;
269     case 5: d->parity = 'Z'; break; /* zero */
270     case 6: d->parity = '?'; break;
271     case 7: d->parity = 'o'; break; /* one */
272     }
273    
274     d->dlab = idata & 0x80? 1 : 0;
275    
276 dpavlin 14 debug("[ ns16550 (%s): write to lctl: 0x%02x (%s%s"
277     "setting mode %i%c%s) ]\n", d->name, (int)idata,
278 dpavlin 4 d->dlab? "Divisor Latch access, " : "",
279     idata&0x40? "sending BREAK, " : "",
280     d->databits, d->parity, d->stopbits);
281     } else {
282 dpavlin 12 odata = d->reg[com_lctl];
283 dpavlin 14 debug("[ ns16550 (%s): read from lctl: 0x%02x ]\n",
284     d->name, (int)odata);
285 dpavlin 4 }
286     break;
287 dpavlin 12
288 dpavlin 4 case com_mcr:
289     if (writeflag == MEM_WRITE) {
290 dpavlin 12 d->reg[com_mcr] = idata;
291 dpavlin 14 debug("[ ns16550 (%s): write to mcr: 0x%02x ]\n",
292     d->name, (int)idata);
293 dpavlin 24 if (!(d->reg[com_iir] & IIR_TXRDY)
294     && (idata & MCR_IENABLE))
295     d->reg[com_iir] |= IIR_TXRDY;
296     dev_ns16550_tick(cpu, d);
297 dpavlin 4 } else {
298 dpavlin 12 odata = d->reg[com_mcr];
299 dpavlin 14 debug("[ ns16550 (%s): read from mcr: 0x%02x ]\n",
300     d->name, (int)odata);
301 dpavlin 4 }
302     break;
303 dpavlin 12
304 dpavlin 4 default:
305     if (writeflag==MEM_READ) {
306 dpavlin 14 debug("[ ns16550 (%s): read from reg %i ]\n",
307     d->name, (int)relative_addr);
308 dpavlin 4 odata = d->reg[relative_addr];
309     } else {
310 dpavlin 14 debug("[ ns16550 (%s): write to reg %i:",
311     d->name, (int)relative_addr);
312 dpavlin 4 for (i=0; i<len; i++)
313     debug(" %02x", data[i]);
314     debug(" ]\n");
315     d->reg[relative_addr] = idata;
316     }
317     }
318    
319     if (writeflag == MEM_READ)
320     memory_writemax64(cpu, data, len, odata);
321    
322     return 1;
323     }
324    
325    
326 dpavlin 22 DEVINIT(ns16550)
327 dpavlin 4 {
328 dpavlin 12 struct ns_data *d = malloc(sizeof(struct ns_data));
329 dpavlin 10 size_t nlen;
330 dpavlin 12 char *name;
331 dpavlin 4
332     if (d == NULL) {
333     fprintf(stderr, "out of memory\n");
334     exit(1);
335     }
336     memset(d, 0, sizeof(struct ns_data));
337 dpavlin 14 d->irqnr = devinit->irq_nr;
338     d->addrmult = devinit->addr_mult;
339     d->in_use = devinit->in_use;
340     d->enable_fifo = 1;
341     d->dlab = 0;
342     d->divisor = 115200 / 9600;
343     d->databits = 8;
344     d->parity = 'N';
345     d->stopbits = "1";
346     d->name = devinit->name2 != NULL? devinit->name2 : "";
347 dpavlin 12 d->console_handle =
348 dpavlin 22 console_start_slave(devinit->machine, devinit->name2 != NULL?
349     devinit->name2 : devinit->name, d->in_use);
350 dpavlin 4
351 dpavlin 12 nlen = strlen(devinit->name) + 10;
352     if (devinit->name2 != NULL)
353     nlen += strlen(devinit->name2);
354     name = malloc(nlen);
355     if (name == NULL) {
356     fprintf(stderr, "out of memory\n");
357 dpavlin 4 exit(1);
358     }
359 dpavlin 12 if (devinit->name2 != NULL && devinit->name2[0])
360     snprintf(name, nlen, "%s [%s]", devinit->name, devinit->name2);
361 dpavlin 4 else
362 dpavlin 12 snprintf(name, nlen, "%s", devinit->name);
363 dpavlin 4
364 dpavlin 12 memory_device_register(devinit->machine->memory, name, devinit->addr,
365     DEV_NS16550_LENGTH * d->addrmult, dev_ns16550_access, d,
366 dpavlin 20 DM_DEFAULT, NULL);
367 dpavlin 12 machine_add_tickfunction(devinit->machine,
368 dpavlin 24 dev_ns16550_tick, d, TICK_SHIFT, 0.0);
369 dpavlin 4
370 dpavlin 12 /*
371     * NOTE: Ugly cast into a pointer, because this is a convenient way
372     * to return the console handle to code in src/machine.c.
373     */
374     devinit->return_ptr = (void *)(size_t)d->console_handle;
375    
376     return 1;
377 dpavlin 4 }
378    
  ViewVC Help
Powered by ViewVC 1.1.26