1 |
/* |
/* |
2 |
* Copyright (C) 2005 Anders Gavare. All rights reserved. |
* Copyright (C) 2005-2006 Anders Gavare. All rights reserved. |
3 |
* |
* |
4 |
* Redistribution and use in source and binary forms, with or without |
* Redistribution and use in source and binary forms, with or without |
5 |
* modification, are permitted provided that the following conditions are met: |
* modification, are permitted provided that the following conditions are met: |
25 |
* SUCH DAMAGE. |
* SUCH DAMAGE. |
26 |
* |
* |
27 |
* |
* |
28 |
* $Id: dev_8259.c,v 1.10 2005/06/20 05:52:48 debug Exp $ |
* $Id: dev_8259.c,v 1.27 2006/08/23 15:45:30 debug Exp $ |
29 |
* |
* |
30 |
* 8259 Programmable Interrupt Controller. |
* 8259 Programmable Interrupt Controller. |
31 |
* |
* |
32 |
* This is mostly bogus. TODO. See the following URL for more details: |
* See the following URL for more details: |
33 |
* http://www.nondot.org/sabre/os/files/MiscHW/8259pic.txt |
* http://www.nondot.org/sabre/os/files/MiscHW/8259pic.txt |
34 |
*/ |
*/ |
35 |
|
|
48 |
|
|
49 |
#define DEV_8259_LENGTH 2 |
#define DEV_8259_LENGTH 2 |
50 |
|
|
51 |
|
/* #define DEV_8259_DEBUG */ |
52 |
|
|
53 |
/* |
|
54 |
* dev_8259_access(): |
DEVICE_ACCESS(8259) |
|
*/ |
|
|
int dev_8259_access(struct cpu *cpu, struct memory *mem, |
|
|
uint64_t relative_addr, unsigned char *data, size_t len, |
|
|
int writeflag, void *extra) |
|
55 |
{ |
{ |
56 |
struct pic8259_data *d = (struct pic8259_data *) extra; |
struct pic8259_data *d = (struct pic8259_data *) extra; |
57 |
uint64_t idata = 0, odata = 0; |
uint64_t idata = 0, odata = 0; |
58 |
|
int i; |
59 |
|
|
60 |
idata = memory_readmax64(cpu, data, len); |
if (writeflag == MEM_WRITE) |
61 |
|
idata = memory_readmax64(cpu, data, len); |
62 |
|
|
63 |
|
#ifdef DEV_8259_DEBUG |
64 |
|
if (writeflag == MEM_READ) |
65 |
|
fatal("[ 8259: read from 0x%x ]\n", (int)relative_addr); |
66 |
|
else |
67 |
|
fatal("[ 8259: write to 0x%x: 0x%x ]\n", |
68 |
|
(int)relative_addr, (int)idata); |
69 |
|
#endif |
70 |
|
|
71 |
switch (relative_addr) { |
switch (relative_addr) { |
72 |
case 0x00: |
case 0x00: |
80 |
fatal("[ 8259: WARNING: Bit 2 set ]\n"); |
fatal("[ 8259: WARNING: Bit 2 set ]\n"); |
81 |
/* Bit 1: 0=cascade, 1=single */ |
/* Bit 1: 0=cascade, 1=single */ |
82 |
/* Bit 0: 1=4th init byte */ |
/* Bit 0: 1=4th init byte */ |
83 |
if (!(idata & 0x01)) |
/* This happens on non-x86 systems: |
84 |
|
if (!(idata & 0x01)) |
85 |
fatal("[ 8259: WARNING: Bit 0 NOT set!" |
fatal("[ 8259: WARNING: Bit 0 NOT set!" |
86 |
"!! ]\n"); |
"!! ]\n"); */ |
87 |
d->init_state = 1; |
d->init_state = 1; |
88 |
break; |
break; |
89 |
} |
} |
95 |
" it was aborted? ]\n"); |
" it was aborted? ]\n"); |
96 |
d->init_state = 0; |
d->init_state = 0; |
97 |
|
|
98 |
switch (idata) { |
if (idata == 0x0a) { |
|
case 0x0a: |
|
99 |
d->current_command = 0x0a; |
d->current_command = 0x0a; |
100 |
break; |
} else if (idata == 0x0b) { |
|
case 0x0b: |
|
101 |
d->current_command = 0x0b; |
d->current_command = 0x0b; |
102 |
break; |
} else if (idata == 0x0c) { |
103 |
case 0x20: /* End Of Interrupt */ |
/* Put Master in Buffered Mode */ |
104 |
|
d->current_command = 0x0c; |
105 |
|
} else if (idata == 0x20) { |
106 |
|
int old_irr = d->irr; |
107 |
|
/* End Of Interrupt */ |
108 |
|
/* TODO: in buffered mode, is this an EOI 0? */ |
109 |
d->irr &= ~d->isr; |
d->irr &= ~d->isr; |
110 |
d->isr = 0; |
d->isr = 0; |
111 |
/* Recalculate interrupt assertions: */ |
/* Recalculate interrupt assertions, |
112 |
cpu_interrupt(cpu, 16); |
if necessary: */ |
113 |
break; |
if ((old_irr & ~d->ier) != (d->irr & ~d->ier)) |
114 |
case 0x60: |
cpu_interrupt(cpu, d->irq_nr); |
115 |
case 0x61: |
} else if ((idata >= 0x21 && idata <= 0x27) || |
116 |
case 0x62: |
(idata >= 0x60 && idata <= 0x67) || |
117 |
case 0x63: |
(idata >= 0xe0 && idata <= 0xe7)) { |
118 |
case 0x64: |
/* Specific EOI */ |
119 |
case 0x65: |
int old_irr = d->irr; |
|
case 0x66: |
|
|
case 0x67: /* Specific EOI */ |
|
120 |
d->irr &= ~(1 << (idata & 7)); |
d->irr &= ~(1 << (idata & 7)); |
121 |
d->isr &= ~(1 << (idata & 7)); |
d->isr &= ~(1 << (idata & 7)); |
122 |
/* Recalculate interrupt assertions: */ |
/* Recalc. int assertions, if necessary: */ |
123 |
cpu_interrupt(cpu, 16); |
if ((old_irr & ~d->ier) != (d->irr & ~d->ier)) |
124 |
break; |
cpu_interrupt(cpu, d->irq_nr); |
125 |
case 0x68: /* Set Special Mask Mode */ |
} else if (idata == 0x68) { |
126 |
|
/* Set Special Mask Mode */ |
127 |
/* TODO */ |
/* TODO */ |
128 |
break; |
} else if (idata >= 0xc0 && idata <= 0xc7) { |
129 |
case 0xc0: |
/* Set IRQ Priority Order */ |
|
case 0xc1: |
|
|
case 0xc2: |
|
|
case 0xc3: |
|
|
case 0xc4: |
|
|
case 0xc5: |
|
|
case 0xc6: |
|
|
case 0xc7: /* Set IRQ Priority Order */ |
|
130 |
/* TODO */ |
/* TODO */ |
131 |
break; |
} else { |
|
default: |
|
132 |
fatal("[ 8259: unimplemented command 0x%02x" |
fatal("[ 8259: unimplemented command 0x%02x" |
133 |
" ]\n", idata); |
" ]\n", (int)idata); |
134 |
cpu->running = 0; |
cpu->running = 0; |
135 |
} |
} |
136 |
} else { |
} else { |
141 |
case 0x0b: |
case 0x0b: |
142 |
odata = d->isr; |
odata = d->isr; |
143 |
break; |
break; |
144 |
|
case 0x0c: |
145 |
|
/* Buffered mode. */ |
146 |
|
odata = 0x00; |
147 |
|
for (i=0; i<8; i++) |
148 |
|
if ((d->irr >> i) & 1) { |
149 |
|
odata = 0x80 | i; |
150 |
|
break; |
151 |
|
} |
152 |
|
break; |
153 |
default: |
default: |
154 |
fatal("[ 8259: unimplemented command 0x%02x" |
odata = 0x00; |
155 |
" while reading ]\n", d->current_command); |
for (i=0; i<8; i++) |
156 |
cpu->running = 0; |
if ((d->irr >> i) & 1) { |
157 |
|
odata = 0x80 | i; |
158 |
|
break; |
159 |
|
} |
160 |
|
break; |
161 |
|
/* |
162 |
|
* TODO: The "default" label should really do |
163 |
|
* something like this: |
164 |
|
* |
165 |
|
* fatal("[ 8259: unimplemented command 0x%02x" |
166 |
|
* " while reading ]\n", d->current_command); |
167 |
|
* cpu->running = 0; |
168 |
|
* |
169 |
|
* but Linux seems to read from the secondary PIC |
170 |
|
* in a manner which works better the way things |
171 |
|
* are coded right now. |
172 |
|
*/ |
173 |
} |
} |
174 |
} |
} |
175 |
break; |
break; |
177 |
if (d->init_state > 0) { |
if (d->init_state > 0) { |
178 |
if (d->init_state == 1) { |
if (d->init_state == 1) { |
179 |
d->irq_base = idata & 0xf8; |
d->irq_base = idata & 0xf8; |
180 |
if (idata & 7) |
/* This happens on non-x86 machines: |
181 |
|
if (idata & 7) |
182 |
fatal("[ 8259: WARNING! Lowest" |
fatal("[ 8259: WARNING! Lowest" |
183 |
" bits in Init Cmd 1 are" |
" bits in Init Cmd 1 are" |
184 |
" non-zero! ]\n"); |
" non-zero! ]\n"); */ |
185 |
d->init_state = 2; |
d->init_state = 2; |
186 |
} else if (d->init_state == 2) { |
} else if (d->init_state == 2) { |
187 |
/* Slave attachment. TODO */ |
/* Slave attachment. TODO */ |
188 |
d->init_state = 3; |
d->init_state = 3; |
189 |
} else if (d->init_state == 3) { |
} else if (d->init_state == 3) { |
190 |
if (idata & 0x02) |
if (idata & 0x02) { |
191 |
fatal("[ 8259: WARNING! Bit 1 i" |
/* Should not be set in PCs, but |
192 |
|
on CATS, for example, it is set. */ |
193 |
|
debug("[ 8259: WARNING! Bit 1 i" |
194 |
"n Init Cmd 4 is set! ]\n"); |
"n Init Cmd 4 is set! ]\n"); |
195 |
|
} |
196 |
if (!(idata & 0x01)) |
if (!(idata & 0x01)) |
197 |
fatal("[ 8259: WARNING! Bit 0 " |
fatal("[ 8259: WARNING! Bit 0 " |
198 |
"in Init Cmd 4 is not" |
"in Init Cmd 4 is not" |
203 |
} |
} |
204 |
|
|
205 |
if (writeflag == MEM_WRITE) { |
if (writeflag == MEM_WRITE) { |
206 |
|
int old_ier = d->ier; |
207 |
d->ier = idata; |
d->ier = idata; |
208 |
/* Recalculate interrupt assertions: */ |
|
209 |
cpu_interrupt(cpu, 16); |
/* Recalculate interrupt assertions, |
210 |
|
if necessary: */ |
211 |
|
if ((d->irr & ~old_ier) != (d->irr & ~d->ier)) |
212 |
|
cpu_interrupt(cpu, d->irq_nr); |
213 |
} else { |
} else { |
214 |
odata = d->ier; |
odata = d->ier; |
215 |
} |
} |
235 |
|
|
236 |
/* |
/* |
237 |
* devinit_8259(): |
* devinit_8259(): |
238 |
|
* |
239 |
|
* Initialize an 8259 PIC. Important notes: |
240 |
|
* |
241 |
|
* x) Most systems use _TWO_ 8259 PICs. These should be registered |
242 |
|
* as separate devices. |
243 |
|
* |
244 |
|
* x) The irq number specified is the number used to re-calculate |
245 |
|
* CPU interrupt assertions. It is _not_ the irq number at |
246 |
|
* which the PIC is connected. (That is left to machine specific |
247 |
|
* code in src/machine.c.) |
248 |
*/ |
*/ |
249 |
int devinit_8259(struct devinit *devinit) |
DEVINIT(8259) |
250 |
{ |
{ |
251 |
struct pic8259_data *d = malloc(sizeof(struct pic8259_data)); |
struct pic8259_data *d = malloc(sizeof(struct pic8259_data)); |
252 |
char *name2; |
char *name2; |
253 |
int nlen = 40; |
size_t nlen = strlen(devinit->name) + 20; |
254 |
|
|
255 |
if (d == NULL) { |
if (d == NULL) { |
256 |
fprintf(stderr, "out of memory\n"); |
fprintf(stderr, "out of memory\n"); |
261 |
|
|
262 |
name2 = malloc(nlen); |
name2 = malloc(nlen); |
263 |
snprintf(name2, nlen, "%s", devinit->name); |
snprintf(name2, nlen, "%s", devinit->name); |
264 |
if ((devinit->addr & 0xfff) == 0xa0) |
if ((devinit->addr & 0xfff) == 0xa0) { |
265 |
strlcat(name2, " [secondary]", nlen); |
strlcat(name2, " [secondary]", nlen); |
266 |
|
d->irq_base = 8; |
267 |
|
} |
268 |
|
|
269 |
memory_device_register(devinit->machine->memory, name2, |
memory_device_register(devinit->machine->memory, name2, |
270 |
devinit->addr, DEV_8259_LENGTH, dev_8259_access, (void *)d, |
devinit->addr, DEV_8259_LENGTH, dev_8259_access, d, |
271 |
MEM_DEFAULT, NULL); |
DM_DEFAULT, NULL); |
272 |
|
|
273 |
devinit->return_ptr = d; |
devinit->return_ptr = d; |
274 |
return 1; |
return 1; |