| 1 |
/* GXemul: $Id: mvme187.h,v 1.1 2007/05/15 12:35:14 debug Exp $ */ |
| 2 |
/* $OpenBSD: mvme187.h,v 1.9 2006/11/18 22:53:11 miod Exp $ */ |
| 3 |
/* |
| 4 |
* Copyright (c) 1996 Nivas Madhur |
| 5 |
* Copyright (c) 1999 Steve Murphree, Jr. |
| 6 |
* All rights reserved. |
| 7 |
* |
| 8 |
* Redistribution and use in source and binary forms, with or without |
| 9 |
* modification, are permitted provided that the following conditions |
| 10 |
* are met: |
| 11 |
* 1. Redistributions of source code must retain the above copyright |
| 12 |
* notice, this list of conditions and the following disclaimer. |
| 13 |
* 2. Redistributions in binary form must reproduce the above copyright |
| 14 |
* notice, this list of conditions and the following disclaimer in the |
| 15 |
* documentation and/or other materials provided with the distribution. |
| 16 |
* 3. All advertising materials mentioning features or use of this software |
| 17 |
* must display the following acknowledgement: |
| 18 |
* This product includes software developed by Nivas Madhur. |
| 19 |
* 4. The name of the author may not be used to endorse or promote products |
| 20 |
* derived from this software without specific prior written permission |
| 21 |
* |
| 22 |
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR |
| 23 |
* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES |
| 24 |
* OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. |
| 25 |
* IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT, |
| 26 |
* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT |
| 27 |
* NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, |
| 28 |
* DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY |
| 29 |
* THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT |
| 30 |
* (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF |
| 31 |
* THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. |
| 32 |
* |
| 33 |
*/ |
| 34 |
/* |
| 35 |
* Mach Operating System |
| 36 |
* Copyright (c) 1991 Carnegie Mellon University |
| 37 |
* Copyright (c) 1991 OMRON Corporation |
| 38 |
* All Rights Reserved. |
| 39 |
* |
| 40 |
* Permission to use, copy, modify and distribute this software and its |
| 41 |
* documentation is hereby granted, provided that both the copyright |
| 42 |
* notice and this permission notice appear in all copies of the |
| 43 |
* software, derivative works or modified versions, and any portions |
| 44 |
* thereof, and that both notices appear in supporting documentation. |
| 45 |
* |
| 46 |
*/ |
| 47 |
#ifndef __MACHINE_MVME187_H__ |
| 48 |
#define __MACHINE_MVME187_H__ |
| 49 |
|
| 50 |
#define BUG187_START 0xff800000 /* start of BUG PROM */ |
| 51 |
#define BUG187_SIZE 0x00400000 /* size of BUG PROM */ |
| 52 |
#define MVME187_SRAM_START 0xffe00000 /* start of sram used by bug */ |
| 53 |
#define MVME187_SRAM_SIZE 0x00020000 /* size of sram */ |
| 54 |
#define OBIO187_START 0xfff40000 /* start of local IO */ |
| 55 |
#define OBIO187_SIZE 0x000b0000 /* size of obio space */ |
| 56 |
|
| 57 |
#define MVME187_SBC_CMMU_I 0xfff77000 /* Single Board Computer code CMMU */ |
| 58 |
#define MVME187_SBC_CMMU_D 0xfff7f000 /* Single Board Computer data CMMU */ |
| 59 |
|
| 60 |
#define M187_ILEVEL 0xfff4203e /* interrupt priority level */ |
| 61 |
#define M187_IMASK 0xfff4203f /* interrupt mask level */ |
| 62 |
#define M187_ISRC 0x00000000 /* interrupt mask src (NULL) */ |
| 63 |
#define M187_IACK 0xfffe0000 /* interrupt ACK base */ |
| 64 |
|
| 65 |
#define MVME187_MEM_CTLR 0xfff43000 /* MEMC040 mem controller */ |
| 66 |
|
| 67 |
#if defined(_KERNEL) && !defined(_LOCORE) |
| 68 |
extern u_int32_t pfsr_save_187[]; |
| 69 |
#endif |
| 70 |
|
| 71 |
#endif /* __MACHINE_MVME187_H__ */ |
Parent Directory
| 
Revision Log