1 |
dpavlin |
20 |
/* |
2 |
dpavlin |
22 |
* Copyright (C) 2005-2006 Anders Gavare. All rights reserved. |
3 |
dpavlin |
20 |
* |
4 |
|
|
* Redistribution and use in source and binary forms, with or without |
5 |
|
|
* modification, are permitted provided that the following conditions are met: |
6 |
|
|
* |
7 |
|
|
* 1. Redistributions of source code must retain the above copyright |
8 |
|
|
* notice, this list of conditions and the following disclaimer. |
9 |
|
|
* 2. Redistributions in binary form must reproduce the above copyright |
10 |
|
|
* notice, this list of conditions and the following disclaimer in the |
11 |
|
|
* documentation and/or other materials provided with the distribution. |
12 |
|
|
* 3. The name of the author may not be used to endorse or promote products |
13 |
|
|
* derived from this software without specific prior written permission. |
14 |
|
|
* |
15 |
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND |
16 |
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
17 |
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
18 |
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE |
19 |
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
20 |
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS |
21 |
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) |
22 |
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT |
23 |
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY |
24 |
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF |
25 |
|
|
* SUCH DAMAGE. |
26 |
|
|
* |
27 |
|
|
* |
28 |
dpavlin |
22 |
* $Id: dev_cpc700.c,v 1.7 2006/01/01 13:17:16 debug Exp $ |
29 |
dpavlin |
20 |
* |
30 |
|
|
* IBM CPC700 bridge; PCI and interrupt controller. |
31 |
|
|
*/ |
32 |
|
|
|
33 |
|
|
#include <stdio.h> |
34 |
|
|
#include <stdlib.h> |
35 |
|
|
#include <string.h> |
36 |
|
|
|
37 |
|
|
#include "bus_pci.h" |
38 |
|
|
#include "cpu.h" |
39 |
|
|
#include "device.h" |
40 |
|
|
#include "devices.h" |
41 |
|
|
#include "machine.h" |
42 |
|
|
#include "memory.h" |
43 |
|
|
#include "misc.h" |
44 |
|
|
|
45 |
|
|
#include "cpc700reg.h" |
46 |
|
|
|
47 |
|
|
|
48 |
|
|
/* |
49 |
|
|
* dev_cpc700_pci_access(): |
50 |
|
|
* |
51 |
dpavlin |
22 |
* Passes PCI indirect addr and data accesses onto bus_pci. |
52 |
dpavlin |
20 |
*/ |
53 |
dpavlin |
22 |
DEVICE_ACCESS(cpc700_pci) |
54 |
dpavlin |
20 |
{ |
55 |
|
|
uint64_t idata = 0, odata = 0; |
56 |
dpavlin |
22 |
int bus, dev, func, reg; |
57 |
dpavlin |
20 |
struct cpc700_data *d = extra; |
58 |
|
|
|
59 |
|
|
if (writeflag == MEM_WRITE) |
60 |
dpavlin |
22 |
idata = memory_readmax64(cpu, data, len|MEM_PCI_LITTLE_ENDIAN); |
61 |
dpavlin |
20 |
|
62 |
dpavlin |
22 |
switch (relative_addr) { |
63 |
|
|
case 0: /* Address: */ |
64 |
|
|
bus_pci_decompose_1(idata, &bus, &dev, &func, ®); |
65 |
|
|
bus_pci_setaddr(cpu, d->pci_data, bus, dev, func, reg); |
66 |
|
|
break; |
67 |
dpavlin |
20 |
|
68 |
dpavlin |
22 |
case 4: /* Data: */ |
69 |
|
|
bus_pci_data_access(cpu, d->pci_data, writeflag == MEM_READ? |
70 |
|
|
&odata : &idata, len, writeflag); |
71 |
|
|
break; |
72 |
|
|
} |
73 |
dpavlin |
20 |
|
74 |
|
|
if (writeflag == MEM_READ) |
75 |
dpavlin |
22 |
memory_writemax64(cpu, data, len|MEM_PCI_LITTLE_ENDIAN, odata); |
76 |
dpavlin |
20 |
|
77 |
|
|
return 1; |
78 |
|
|
} |
79 |
|
|
|
80 |
|
|
|
81 |
|
|
/* |
82 |
|
|
* dev_cpc700_int_access(): |
83 |
|
|
* |
84 |
|
|
* The interrupt controller. |
85 |
|
|
*/ |
86 |
dpavlin |
22 |
DEVICE_ACCESS(cpc700_int) |
87 |
dpavlin |
20 |
{ |
88 |
|
|
struct cpc700_data *d = extra; |
89 |
|
|
uint64_t idata = 0, odata = 0; |
90 |
|
|
|
91 |
|
|
if (writeflag == MEM_WRITE) |
92 |
|
|
idata = memory_readmax64(cpu, data, len); |
93 |
|
|
|
94 |
|
|
switch (relative_addr) { |
95 |
|
|
|
96 |
|
|
case CPC_UIC_SR: |
97 |
|
|
/* Status register (cleared by writing ones): */ |
98 |
|
|
if (writeflag == MEM_READ) |
99 |
|
|
odata = d->sr; |
100 |
|
|
else |
101 |
|
|
d->sr &= ~idata; |
102 |
|
|
break; |
103 |
|
|
|
104 |
|
|
case CPC_UIC_SRS: |
105 |
|
|
/* Status register set: */ |
106 |
|
|
if (writeflag == MEM_READ) { |
107 |
|
|
fatal("[ cpc700_int: read from CPC_UIC_SRS? ]\n"); |
108 |
|
|
odata = d->sr; |
109 |
|
|
} else |
110 |
|
|
d->sr = idata; |
111 |
|
|
break; |
112 |
|
|
|
113 |
|
|
case CPC_UIC_ER: |
114 |
|
|
/* Enable register: */ |
115 |
|
|
if (writeflag == MEM_READ) |
116 |
|
|
odata = d->er; |
117 |
|
|
else |
118 |
|
|
d->er = idata; |
119 |
|
|
break; |
120 |
|
|
|
121 |
|
|
case CPC_UIC_MSR: |
122 |
|
|
/* Masked status: */ |
123 |
|
|
if (writeflag == MEM_READ) |
124 |
|
|
odata = d->sr & d->er; |
125 |
|
|
else |
126 |
|
|
fatal("[ cpc700_int: write to CPC_UIC_MSR? ]\n"); |
127 |
|
|
break; |
128 |
|
|
|
129 |
|
|
default:if (writeflag == MEM_WRITE) { |
130 |
|
|
fatal("[ cpc700_int: unimplemented write to " |
131 |
|
|
"offset 0x%x: data=0x%x ]\n", (int) |
132 |
|
|
relative_addr, (int)idata); |
133 |
|
|
} else { |
134 |
|
|
fatal("[ cpc700_int: unimplemented read from " |
135 |
|
|
"offset 0x%x ]\n", (int)relative_addr); |
136 |
|
|
} |
137 |
|
|
} |
138 |
|
|
|
139 |
|
|
if (writeflag == MEM_READ) |
140 |
|
|
memory_writemax64(cpu, data, len, odata); |
141 |
|
|
|
142 |
|
|
return 1; |
143 |
|
|
} |
144 |
|
|
|
145 |
|
|
|
146 |
|
|
/* |
147 |
|
|
* dev_cpc700_init(): |
148 |
|
|
*/ |
149 |
|
|
struct cpc700_data *dev_cpc700_init(struct machine *machine, struct memory *mem) |
150 |
|
|
{ |
151 |
|
|
struct cpc700_data *d; |
152 |
|
|
char tmp[300]; |
153 |
|
|
|
154 |
|
|
d = malloc(sizeof(struct cpc700_data)); |
155 |
|
|
if (d == NULL) { |
156 |
|
|
fprintf(stderr, "out of memory\n"); |
157 |
|
|
exit(1); |
158 |
|
|
} |
159 |
|
|
memset(d, 0, sizeof(struct cpc700_data)); |
160 |
|
|
|
161 |
|
|
/* Register a PCI bus: */ |
162 |
|
|
d->pci_data = bus_pci_init( |
163 |
dpavlin |
22 |
machine, |
164 |
dpavlin |
20 |
0 /* pciirq: TODO */, |
165 |
|
|
0, /* pci device io offset */ |
166 |
|
|
0, /* pci device mem offset */ |
167 |
|
|
CPC_PCI_IO_BASE, /* PCI portbase */ |
168 |
|
|
CPC_PCI_MEM_BASE, /* PCI membase: TODO */ |
169 |
|
|
0, /* PCI irqbase: TODO */ |
170 |
|
|
0, /* ISA portbase: TODO */ |
171 |
|
|
0, /* ISA membase: TODO */ |
172 |
|
|
0); /* ISA irqbase: TODO */ |
173 |
|
|
|
174 |
|
|
switch (machine->machine_type) { |
175 |
|
|
case MACHINE_PMPPC: |
176 |
|
|
bus_pci_add(machine, d->pci_data, mem, 0, 0, 0, |
177 |
|
|
"heuricon_pmppc"); |
178 |
|
|
break; |
179 |
|
|
default:fatal("!\n! WARNING: cpc700 for non-implemented machine" |
180 |
|
|
" type\n!\n"); |
181 |
|
|
exit(1); |
182 |
|
|
} |
183 |
|
|
|
184 |
|
|
/* PCI configuration registers: */ |
185 |
|
|
memory_device_register(mem, "cpc700_pci", CPC_PCICFGADR, 8, |
186 |
|
|
dev_cpc700_pci_access, d, DM_DEFAULT, NULL); |
187 |
|
|
|
188 |
|
|
/* Interrupt controller: */ |
189 |
|
|
memory_device_register(mem, "cpc700_int", CPC_UIC_BASE, CPC_UIC_SIZE, |
190 |
|
|
dev_cpc700_int_access, d, DM_DEFAULT, NULL); |
191 |
|
|
|
192 |
|
|
/* Two serial ports: */ |
193 |
|
|
snprintf(tmp, sizeof(tmp), "ns16550 irq=%i addr=0x%llx name2=tty0", |
194 |
|
|
31 - CPC_IB_UART_0, (long long)CPC_COM0); |
195 |
|
|
machine->main_console_handle = (size_t)device_add(machine, tmp); |
196 |
|
|
snprintf(tmp, sizeof(tmp), "ns16550 irq=%i addr=0x%llx name2=tty1", |
197 |
|
|
31 - CPC_IB_UART_1, (long long)CPC_COM1); |
198 |
|
|
device_add(machine, tmp); |
199 |
|
|
|
200 |
|
|
return d; |
201 |
|
|
} |
202 |
|
|
|