| 1 |
dpavlin |
20 |
/* |
| 2 |
|
|
* GXemul: $Id: ppc_spr.h,v 1.2 2005/11/17 22:50:34 debug Exp $ |
| 3 |
|
|
* |
| 4 |
|
|
* The NetBSD file ($NetBSD: spr.h,v 1.35 2005/01/20 21:26:49 matt Exp $) |
| 5 |
|
|
* has no explicit Copyright notice, but the initial message in the NetBSD CVS |
| 6 |
|
|
* log for this file says |
| 7 |
|
|
* |
| 8 |
|
|
* Add a port to IBM's PPC405GP Reference Board (the "walnut") |
| 9 |
|
|
* by Eduardo Horvath and Simon Burge of Wasabi Systems. |
| 10 |
|
|
* |
| 11 |
|
|
* so presumably it is under the same license as those files. |
| 12 |
|
|
*/ |
| 13 |
|
|
|
| 14 |
|
|
#ifndef _POWERPC_SPR_H_ |
| 15 |
|
|
#define _POWERPC_SPR_H_ |
| 16 |
|
|
|
| 17 |
|
|
#if 0 |
| 18 |
|
|
#ifndef _LOCORE |
| 19 |
|
|
#define mtspr(reg, val) \ |
| 20 |
|
|
__asm __volatile("mtspr %0,%1" : : "K"(reg), "r"(val)) |
| 21 |
|
|
#ifdef __GNUC__ |
| 22 |
|
|
#define mfspr(reg) \ |
| 23 |
|
|
( { register_t val; \ |
| 24 |
|
|
__asm __volatile("mfspr %0,%1" : "=r"(val) : "K"(reg)); \ |
| 25 |
|
|
val; } ) |
| 26 |
|
|
#endif |
| 27 |
|
|
#endif /* _LOCORE */ |
| 28 |
|
|
#endif |
| 29 |
|
|
|
| 30 |
|
|
/* |
| 31 |
|
|
* Special Purpose Register declarations. |
| 32 |
|
|
* |
| 33 |
|
|
* The first column in the comments indicates which PowerPC |
| 34 |
|
|
* architectures the SPR is valid on - 4 for 4xx series, |
| 35 |
|
|
* 6 for 6xx/7xx series and 8 for 8xx and 8xxx series. |
| 36 |
|
|
*/ |
| 37 |
|
|
|
| 38 |
|
|
#define SPR_MQ 0x000 /* .6. 601 MQ register */ |
| 39 |
|
|
#define SPR_XER 0x001 /* 468 Fixed Point Exception Register */ |
| 40 |
|
|
#define SPR_RTCU_R 0x004 /* .6. 601 RTC Upper - Read */ |
| 41 |
|
|
#define SPR_RTCL_R 0x005 /* .6. 601 RTC Lower - Read */ |
| 42 |
|
|
#define SPR_LR 0x008 /* 468 Link Register */ |
| 43 |
|
|
#define SPR_CTR 0x009 /* 468 Count Register */ |
| 44 |
|
|
#define SPR_DSISR 0x012 /* .68 DSI exception source */ |
| 45 |
|
|
#define DSISR_DIRECT 0x80000000 /* Direct-store error exception */ |
| 46 |
|
|
#define DSISR_NOTFOUND 0x40000000 /* Translation not found */ |
| 47 |
|
|
#define DSISR_PROTECT 0x08000000 /* Memory access not permitted */ |
| 48 |
|
|
#define DSISR_INVRX 0x04000000 /* Reserve-indexed insn direct-store access */ |
| 49 |
|
|
#define DSISR_STORE 0x02000000 /* Store operation */ |
| 50 |
|
|
#define DSISR_DABR 0x00400000 /* DABR match */ |
| 51 |
|
|
#define DSISR_SEGMENT 0x00200000 /* XXX; not in 6xx PEM */ |
| 52 |
|
|
#define DSISR_EAR 0x00100000 /* eciwx/ecowx && EAR[E] == 0 */ |
| 53 |
|
|
#define SPR_DAR 0x013 /* .68 Data Address Register */ |
| 54 |
|
|
#define SPR_RTCU_W 0x014 /* .6. 601 RTC Upper - Write */ |
| 55 |
|
|
#define SPR_RTCL_W 0x015 /* .6. 601 RTC Lower - Write */ |
| 56 |
|
|
#define SPR_DEC 0x016 /* .68 DECrementer register */ |
| 57 |
|
|
#define SPR_SDR1 0x019 /* .68 Page table base address register */ |
| 58 |
|
|
#define SPR_SRR0 0x01a /* 468 Save/Restore Register 0 */ |
| 59 |
|
|
#define SPR_SRR1 0x01b /* 468 Save/Restore Register 1 */ |
| 60 |
|
|
#define SPR_EIE 0x050 /* ..8 Exception Interrupt ??? */ |
| 61 |
|
|
#define SPR_EID 0x051 /* ..8 Exception Interrupt ??? */ |
| 62 |
|
|
#define SPR_NRI 0x052 /* ..8 Exception Interrupt ??? */ |
| 63 |
|
|
#define SPR_USPRG0 0x100 /* 4.. User SPR General 0 */ |
| 64 |
|
|
#define SPR_VRSAVE 0x100 /* .6. AltiVec VRSAVE */ |
| 65 |
|
|
#define SPR_SPRG0 0x110 /* 468 SPR General 0 */ |
| 66 |
|
|
#define SPR_SPRG1 0x111 /* 468 SPR General 1 */ |
| 67 |
|
|
#define SPR_SPRG2 0x112 /* 468 SPR General 2 */ |
| 68 |
|
|
#define SPR_SPRG3 0x113 /* 468 SPR General 3 */ |
| 69 |
|
|
#define SPR_SPRG4 0x114 /* 4.. SPR General 4 */ |
| 70 |
|
|
#define SPR_SPRG5 0x115 /* 4.. SPR General 5 */ |
| 71 |
|
|
#define SPR_SPRG6 0x116 /* 4.. SPR General 6 */ |
| 72 |
|
|
#define SPR_SPRG7 0x117 /* 4.. SPR General 7 */ |
| 73 |
|
|
#define SPR_ASR 0x118 /* ... Address Space Register (PPC64) */ |
| 74 |
|
|
#define SPR_EAR 0x11a /* .68 External Access Register */ |
| 75 |
|
|
#define SPR_TBL 0x11c /* 468 Time Base Lower */ |
| 76 |
|
|
#define SPR_TBU 0x11d /* 468 Time Base Upper */ |
| 77 |
|
|
#define SPR_PVR 0x11f /* 468 Processor Version Register */ |
| 78 |
|
|
#define MPC601 0x0001 |
| 79 |
|
|
#define MPC603 0x0003 |
| 80 |
|
|
#define MPC604 0x0004 |
| 81 |
|
|
#define MPC602 0x0005 |
| 82 |
|
|
#define MPC603e 0x0006 |
| 83 |
|
|
#define MPC603ev 0x0007 |
| 84 |
|
|
#define MPC750 0x0008 |
| 85 |
|
|
#define MPC604e 0x0009 |
| 86 |
|
|
#define MPC604ev 0x000a |
| 87 |
|
|
#define MPC7400 0x000c |
| 88 |
|
|
#define MPC620 0x0014 |
| 89 |
|
|
#define IBM403 0x0020 |
| 90 |
|
|
#define IBM401A1 0x0021 |
| 91 |
|
|
#define IBM401B2 0x0022 |
| 92 |
|
|
#define IBM401C2 0x0023 |
| 93 |
|
|
#define IBM401D2 0x0024 |
| 94 |
|
|
#define IBM401E2 0x0025 |
| 95 |
|
|
#define IBM401F2 0x0026 |
| 96 |
|
|
#define IBM401G2 0x0027 |
| 97 |
|
|
#define IBMPOWER3 0x0041 |
| 98 |
|
|
#define MPC860 0x0050 |
| 99 |
|
|
#define MPC8240 0x0081 |
| 100 |
|
|
#define IBM405GP 0x4011 |
| 101 |
|
|
#define IBM405GPR 0x5091 |
| 102 |
|
|
#define IBM405L 0x4161 |
| 103 |
|
|
#define IBM750FX 0x7000 |
| 104 |
|
|
#define MPC7450 0x8000 |
| 105 |
|
|
#define MPC7455 0x8001 |
| 106 |
|
|
#define MPC7457 0x8002 |
| 107 |
|
|
#define MPC7447A 0x8003 |
| 108 |
|
|
#define MPC7448 0x8004 |
| 109 |
|
|
#define MPC745X_P(v) ((v & 0xFFF8) == 0x8000) |
| 110 |
|
|
#define MPC7410 0x800c |
| 111 |
|
|
#define MPC8245 0x8081 |
| 112 |
|
|
#define SPR_HSPRG0 0x130 |
| 113 |
|
|
#define SPR_HSPRG1 0x131 |
| 114 |
|
|
#define SPR_HDEC 0x136 |
| 115 |
|
|
#define SPR_HIOR 0x137 |
| 116 |
|
|
#define SPR_RMOR 0x138 |
| 117 |
|
|
#define SPR_HRMOR 0x139 |
| 118 |
|
|
#define SPR_HSRR0 0x13a |
| 119 |
|
|
#define SPR_HSRR1 0x13b |
| 120 |
|
|
|
| 121 |
|
|
#define SPR_IBAT0U 0x210 /* .68 Instruction BAT Reg 0 Upper */ |
| 122 |
|
|
#define SPR_IBAT0L 0x211 /* .6. Instruction BAT Reg 0 Lower */ |
| 123 |
|
|
#define SPR_IBAT1U 0x212 /* .6. Instruction BAT Reg 1 Upper */ |
| 124 |
|
|
#define SPR_IBAT1L 0x213 /* .6. Instruction BAT Reg 1 Lower */ |
| 125 |
|
|
#define SPR_IBAT2U 0x214 /* .6. Instruction BAT Reg 2 Upper */ |
| 126 |
|
|
#define SPR_IBAT2L 0x215 /* .6. Instruction BAT Reg 2 Lower */ |
| 127 |
|
|
#define SPR_IBAT3U 0x216 /* .6. Instruction BAT Reg 3 Upper */ |
| 128 |
|
|
#define SPR_IBAT3L 0x217 /* .6. Instruction BAT Reg 3 Lower */ |
| 129 |
|
|
#define SPR_DBAT0U 0x218 /* .6. Data BAT Reg 0 Upper */ |
| 130 |
|
|
#define SPR_DBAT0L 0x219 /* .6. Data BAT Reg 0 Lower */ |
| 131 |
|
|
#define SPR_DBAT1U 0x21a /* .6. Data BAT Reg 1 Upper */ |
| 132 |
|
|
#define SPR_DBAT1L 0x21b /* .6. Data BAT Reg 1 Lower */ |
| 133 |
|
|
#define SPR_DBAT2U 0x21c /* .6. Data BAT Reg 2 Upper */ |
| 134 |
|
|
#define SPR_DBAT2L 0x21d /* .6. Data BAT Reg 2 Lower */ |
| 135 |
|
|
#define SPR_DBAT3U 0x21e /* .6. Data BAT Reg 3 Upper */ |
| 136 |
|
|
#define SPR_DBAT3L 0x21f /* .6. Data BAT Reg 3 Lower */ |
| 137 |
|
|
#define SPR_IC_CST 0x230 /* ..8 Instruction Cache CSR */ |
| 138 |
|
|
#define IC_CST_IEN 0x80000000 /* I cache is ENabled (RO) */ |
| 139 |
|
|
#define IC_CST_CMD_INVALL 0x0c000000 /* I cache invalidate all */ |
| 140 |
|
|
#define IC_CST_CMD_UNLOCKALL 0x0a000000 /* I cache unlock all */ |
| 141 |
|
|
#define IC_CST_CMD_UNLOCK 0x08000000 /* I cache unlock block */ |
| 142 |
|
|
#define IC_CST_CMD_LOADLOCK 0x06000000 /* I cache load & lock block */ |
| 143 |
|
|
#define IC_CST_CMD_DISABLE 0x04000000 /* I cache disable */ |
| 144 |
|
|
#define IC_CST_CMD_ENABLE 0x02000000 /* I cache enable */ |
| 145 |
|
|
#define IC_CST_CCER1 0x00200000 /* I cache error type 1 (RO) */ |
| 146 |
|
|
#define IC_CST_CCER2 0x00100000 /* I cache error type 2 (RO) */ |
| 147 |
|
|
#define IC_CST_CCER3 0x00080000 /* I cache error type 3 (RO) */ |
| 148 |
|
|
#define SPR_IBAT4U 0x230 /* .6. Instruction BAT Reg 4 Upper */ |
| 149 |
|
|
#define SPR_IC_ADR 0x231 /* ..8 Instruction Cache Address */ |
| 150 |
|
|
#define SPR_IBAT4L 0x231 /* .6. Instruction BAT Reg 4 Lower */ |
| 151 |
|
|
#define SPR_IC_DAT 0x232 /* ..8 Instruction Cache Data */ |
| 152 |
|
|
#define SPR_IBAT5U 0x232 /* .6. Instruction BAT Reg 5 Upper */ |
| 153 |
|
|
#define SPR_IBAT5L 0x233 /* .6. Instruction BAT Reg 5 Lower */ |
| 154 |
|
|
#define SPR_IBAT6U 0x234 /* .6. Instruction BAT Reg 6 Upper */ |
| 155 |
|
|
#define SPR_IBAT6L 0x235 /* .6. Instruction BAT Reg 6 Lower */ |
| 156 |
|
|
#define SPR_IBAT7U 0x236 /* .6. Instruction BAT Reg 7 Upper */ |
| 157 |
|
|
#define SPR_IBAT7L 0x237 /* .6. Instruction BAT Reg 7 Lower */ |
| 158 |
|
|
#define SPR_DC_CST 0x238 /* ..8 Data Cache CSR */ |
| 159 |
|
|
#define DC_CST_DEN 0x80000000 /* D cache ENabled (RO) */ |
| 160 |
|
|
#define DC_CST_DFWT 0x40000000 /* D cache Force Write-Thru (RO) */ |
| 161 |
|
|
#define DC_CST_LES 0x20000000 /* D cache Little Endian Swap (RO) */ |
| 162 |
|
|
#define DC_CST_CMD_FLUSH 0x0e000000 /* D cache invalidate all */ |
| 163 |
|
|
#define DC_CST_CMD_INVALL 0x0c000000 /* D cache invalidate all */ |
| 164 |
|
|
#define DC_CST_CMD_UNLOCKALL 0x0a000000 /* D cache unlock all */ |
| 165 |
|
|
#define DC_CST_CMD_UNLOCK 0x08000000 /* D cache unlock block */ |
| 166 |
|
|
#define DC_CST_CMD_CLRLESWAP 0x07000000 /* D cache clr little-endian swap */ |
| 167 |
|
|
#define DC_CST_CMD_LOADLOCK 0x06000000 /* D cache load & lock block */ |
| 168 |
|
|
#define DC_CST_CMD_SETLESWAP 0x05000000 /* D cache set little-endian swap */ |
| 169 |
|
|
#define DC_CST_CMD_DISABLE 0x04000000 /* D cache disable */ |
| 170 |
|
|
#define DC_CST_CMD_CLRFWT 0x03000000 /* D cache clear forced write-thru */ |
| 171 |
|
|
#define DC_CST_CMD_ENABLE 0x02000000 /* D cache enable */ |
| 172 |
|
|
#define DC_CST_CMD_SETFWT 0x01000000 /* D cache set forced write-thru */ |
| 173 |
|
|
#define DC_CST_CCER1 0x00200000 /* D cache error type 1 (RO) */ |
| 174 |
|
|
#define DC_CST_CCER2 0x00100000 /* D cache error type 2 (RO) */ |
| 175 |
|
|
#define DC_CST_CCER3 0x00080000 /* D cache error type 3 (RO) */ |
| 176 |
|
|
#define SPR_DBAT4U 0x238 /* .6. Data BAT Reg 4 Upper */ |
| 177 |
|
|
#define SPR_DC_ADR 0x231 /* ..8 Data Cache Address */ |
| 178 |
|
|
#define SPR_DBAT4L 0x239 /* .6. Data BAT Reg 4 Lower */ |
| 179 |
|
|
#define SPR_DC_DAT 0x232 /* ..8 Data Cache Data */ |
| 180 |
|
|
#define SPR_DBAT5U 0x23a /* .6. Data BAT Reg 5 Upper */ |
| 181 |
|
|
#define SPR_DBAT5L 0x23b /* .6. Data BAT Reg 5 Lower */ |
| 182 |
|
|
#define SPR_DBAT6U 0x23c /* .6. Data BAT Reg 6 Upper */ |
| 183 |
|
|
#define SPR_DBAT6L 0x23d /* .6. Data BAT Reg 6 Lower */ |
| 184 |
|
|
#define SPR_DBAT7U 0x23e /* .6. Data BAT Reg 7 Upper */ |
| 185 |
|
|
#define SPR_DBAT7L 0x23f /* .6. Data BAT Reg 7 Lower */ |
| 186 |
|
|
#define SPR_MI_CTR 0x310 /* ..8 IMMU control */ |
| 187 |
|
|
#define Mx_CTR_GPM 0x80000000 /* Group Protection Mode */ |
| 188 |
|
|
#define Mx_CTR_PPM 0x40000000 /* Page Protection Mode */ |
| 189 |
|
|
#define Mx_CTR_CIDEF 0x20000000 /* Cache-Inhibit DEFault */ |
| 190 |
|
|
#define MD_CTR_WTDEF 0x20000000 /* Write-Through DEFault */ |
| 191 |
|
|
#define Mx_CTR_RSV4 0x08000000 /* Reserve 4 TLB entries */ |
| 192 |
|
|
#define MD_CTR_TWAM 0x04000000 /* TableWalk Assist Mode */ |
| 193 |
|
|
#define Mx_CTR_PPCS 0x02000000 /* Priv/user state compare mode */ |
| 194 |
|
|
#define Mx_CTR_TLB_INDX 0x000001f0 /* TLB index mask */ |
| 195 |
|
|
#define Mx_CTR_TLB_INDX_BITPOS 8 /* TLB index shift */ |
| 196 |
|
|
#define SPR_MI_AP 0x312 /* ..8 IMMU access protection */ |
| 197 |
|
|
#define Mx_GP_SUPER(n) (0 << (2*(15-(n)))) /* access is supervisor */ |
| 198 |
|
|
#define Mx_GP_PAGE (1 << (2*(15-(n)))) /* access is page protect */ |
| 199 |
|
|
#define Mx_GP_SWAPPED (2 << (2*(15-(n)))) /* access is swapped */ |
| 200 |
|
|
#define Mx_GP_USER (3 << (2*(15-(n)))) /* access is user */ |
| 201 |
|
|
#define SPR_MI_EPN 0x313 /* ..8 IMMU effective number */ |
| 202 |
|
|
#define Mx_EPN_EPN 0xfffff000 /* Effective Page Number mask */ |
| 203 |
|
|
#define Mx_EPN_EV 0x00000020 /* Entry Valid */ |
| 204 |
|
|
#define Mx_EPN_ASID 0x0000000f /* Address Space ID */ |
| 205 |
|
|
#define SPR_MI_TWC 0x315 /* ..8 IMMU tablewalk control */ |
| 206 |
|
|
#define MD_TWC_L2TB 0xfffff000 /* Level-2 Tablewalk Base */ |
| 207 |
|
|
#define Mx_TWC_APG 0x000001e0 /* Access Protection Group */ |
| 208 |
|
|
#define Mx_TWC_G 0x00000010 /* Guarded memory */ |
| 209 |
|
|
#define Mx_TWC_PS 0x0000000c /* Page Size (L1) */ |
| 210 |
|
|
#define MD_TWC_WT 0x00000002 /* Write-Through */ |
| 211 |
|
|
#define Mx_TWC_V 0x00000001 /* Entry Valid */ |
| 212 |
|
|
#define SPR_MI_RPN 0x316 /* ..8 IMMU real (phys) page number */ |
| 213 |
|
|
#define Mx_RPN_RPN 0xfffff000 /* Real Page Number */ |
| 214 |
|
|
#define Mx_RPN_PP 0x00000ff0 /* Page Protection */ |
| 215 |
|
|
#define Mx_RPN_SPS 0x00000008 /* Small Page Size */ |
| 216 |
|
|
#define Mx_RPN_SH 0x00000004 /* SHared page */ |
| 217 |
|
|
#define Mx_RPN_CI 0x00000002 /* Cache Inhibit */ |
| 218 |
|
|
#define Mx_RPN_V 0x00000001 /* Valid */ |
| 219 |
|
|
#define SPR_MD_CTR 0x318 /* ..8 DMMU control */ |
| 220 |
|
|
#define SPR_M_CASID 0x319 /* ..8 CASID */ |
| 221 |
|
|
#define M_CASID 0x0000000f /* Current AS Id */ |
| 222 |
|
|
#define SPR_MD_AP 0x31a /* ..8 DMMU access protection */ |
| 223 |
|
|
#define SPR_MD_EPN 0x31b /* ..8 DMMU effective number */ |
| 224 |
|
|
#define SPR_M_TWB 0x31c /* ..8 MMU tablewalk base */ |
| 225 |
|
|
#define M_TWB_L1TB 0xfffff000 /* level-1 translation base */ |
| 226 |
|
|
#define M_TWB_L1INDX 0x00000ffc /* level-1 index */ |
| 227 |
|
|
#define SPR_MD_TWC 0x31d /* ..8 DMMU tablewalk control */ |
| 228 |
|
|
#define SPR_MD_RPN 0x31e /* ..8 DMMU real (phys) page number */ |
| 229 |
|
|
#define SPR_MD_TW 0x31f /* ..8 MMU tablewalk scratch */ |
| 230 |
|
|
#define SPR_MI_CAM 0x330 /* ..8 IMMU CAM entry read */ |
| 231 |
|
|
#define SPR_MI_RAM0 0x331 /* ..8 IMMU RAM entry read reg 0 */ |
| 232 |
|
|
#define SPR_MI_RAM1 0x332 /* ..8 IMMU RAM entry read reg 1 */ |
| 233 |
|
|
#define SPR_MD_CAM 0x338 /* ..8 IMMU CAM entry read */ |
| 234 |
|
|
#define SPR_MD_RAM0 0x339 /* ..8 IMMU RAM entry read reg 0 */ |
| 235 |
|
|
#define SPR_MD_RAM1 0x33a /* ..8 IMMU RAM entry read reg 1 */ |
| 236 |
|
|
#define SPR_UMMCR2 0x3a0 /* .6. User Monitor Mode Control Register 2 */ |
| 237 |
|
|
#define SPR_UMMCR0 0x3a8 /* .6. User Monitor Mode Control Register 0 */ |
| 238 |
|
|
#define SPR_USIA 0x3ab /* .6. User Sampled Instruction Address */ |
| 239 |
|
|
#define SPR_UMMCR1 0x3ac /* .6. User Monitor Mode Control Register 1 */ |
| 240 |
|
|
#define SPR_ZPR 0x3b0 /* 4.. Zone Protection Register */ |
| 241 |
|
|
#define SPR_MMCR2 0x3b0 /* .6. Monitor Mode Control Register 2 */ |
| 242 |
|
|
#define SPR_MMCR2_THRESHMULT_32 0x80000000 /* Multiply MMCR0 threshold by 32 */ |
| 243 |
|
|
#define SPR_MMCR2_THRESHMULT_2 0x00000000 /* Multiply MMCR0 threshold by 2 */ |
| 244 |
|
|
#define SPR_PID 0x3b1 /* 4.. Process ID */ |
| 245 |
|
|
#define SPR_PMC5 0x3b1 /* .6. Performance Counter Register 5 */ |
| 246 |
|
|
#define SPR_PMC6 0x3b2 /* .6. Performance Counter Register 6 */ |
| 247 |
|
|
#define SPR_CCR0 0x3b3 /* 4.. Core Configuration Register 0 */ |
| 248 |
|
|
#define SPR_IAC3 0x3b4 /* 4.. Instruction Address Compare 3 */ |
| 249 |
|
|
#define SPR_IAC4 0x3b5 /* 4.. Instruction Address Compare 4 */ |
| 250 |
|
|
#define SPR_DVC1 0x3b6 /* 4.. Data Value Compare 1 */ |
| 251 |
|
|
#define SPR_DVC2 0x3b7 /* 4.. Data Value Compare 2 */ |
| 252 |
|
|
#define SPR_MMCR0 0x3b8 /* .6. Monitor Mode Control Register 0 */ |
| 253 |
|
|
#define MMCR0_FC 0x80000000 /* Freeze counters */ |
| 254 |
|
|
#define MMCR0_FCS 0x40000000 /* Freeze counters in supervisor mode */ |
| 255 |
|
|
#define MMCR0_FCP 0x20000000 /* Freeze counters in user mode */ |
| 256 |
|
|
#define MMCR0_FCM1 0x10000000 /* Freeze counters when mark=1 */ |
| 257 |
|
|
#define MMCR0_FCM0 0x08000000 /* Freeze counters when mark=0 */ |
| 258 |
|
|
#define MMCR0_PMXE 0x04000000 /* Enable PM interrupt */ |
| 259 |
|
|
#define MMCR0_FCECE 0x02000000 /* Freeze counters after event */ |
| 260 |
|
|
#define MMCR0_TBSEL_15 0x01800000 /* Count bit 15 of TBL */ |
| 261 |
|
|
#define MMCR0_TBSEL_19 0x01000000 /* Count bit 19 of TBL */ |
| 262 |
|
|
#define MMCR0_TBSEL_23 0x00800000 /* Count bit 23 of TBL */ |
| 263 |
|
|
#define MMCR0_TBSEL_31 0x00000000 /* Count bit 31 of TBL */ |
| 264 |
|
|
#define MMCR0_TBEE 0x00400000 /* Time-base event enable */ |
| 265 |
|
|
#define MMCRO_THRESHOLD(x) ((x) << 16) /* Threshold value */ |
| 266 |
|
|
#define MMCR0_PMC1CE 0x00008000 /* PMC1 condition enable */ |
| 267 |
|
|
#define MMCR0_PMCNCE 0x00004000 /* PMCn condition enable */ |
| 268 |
|
|
#define MMCR0_TRIGGER 0x00002000 /* Trigger */ |
| 269 |
|
|
#define MMCR0_PMC1SEL(x) ((x) << 6) /* PMC1 selector */ |
| 270 |
|
|
#define MMCR0_PMC2SEL(x) ((x) << 0) /* PMC2 selector */ |
| 271 |
|
|
#define SPR_SGR 0x3b9 /* 4.. Storage Guarded Register */ |
| 272 |
|
|
#define SPR_PMC1 0x3b9 /* .6. Performance Counter Register 1 */ |
| 273 |
|
|
#define SPR_DCWR 0x3ba /* 4.. Data Cache Write-through Register */ |
| 274 |
|
|
#define SPR_PMC2 0x3ba /* .6. Performance Counter Register 2 */ |
| 275 |
|
|
#define SPR_SLER 0x3bb /* 4.. Storage Little Endian Register */ |
| 276 |
|
|
#define SPR_SIA 0x3bb /* .6. Sampled Instruction Address */ |
| 277 |
|
|
#define SPR_MMCR1 0x3bc /* .6. Monitor Mode Control Register 2 */ |
| 278 |
|
|
#define MMCR1_PMC3SEL(x) ((x) << 27) /* PMC 3 selector */ |
| 279 |
|
|
#define MMCR1_PMC4SEL(x) ((x) << 22) /* PMC 4 selector */ |
| 280 |
|
|
#define MMCR1_PMC5SEL(x) ((x) << 17) /* PMC 5 selector */ |
| 281 |
|
|
#define MMCR1_PMC6SEL(x) ((x) << 11) /* PMC 6 selector */ |
| 282 |
|
|
|
| 283 |
|
|
#define SPR_SU0R 0x3bc /* 4.. Storage User-defined 0 Register */ |
| 284 |
|
|
#define SPR_DBCR1 0x3bd /* 4.. Debug Control Register 1 */ |
| 285 |
|
|
#define SPR_PMC3 0x3bd /* .6. Performance Counter Register 3 */ |
| 286 |
|
|
#define SPR_PMC4 0x3be /* .6. Performance Counter Register 4 */ |
| 287 |
|
|
#define SPR_DMISS 0x3d0 /* .68 Data TLB Miss Address Register */ |
| 288 |
|
|
#define SPR_DCMP 0x3d1 /* .68 Data TLB Compare Register */ |
| 289 |
|
|
#define SPR_HASH1 0x3d2 /* .68 Primary Hash Address Register */ |
| 290 |
|
|
#define SPR_ICDBDR 0x3d3 /* 4.. Instruction Cache Debug Data Register */ |
| 291 |
|
|
#define SPR_HASH2 0x3d3 /* .68 Secondary Hash Address Register */ |
| 292 |
|
|
#define SPR_ESR 0x3d4 /* 4.. Exception Syndrome Register */ |
| 293 |
|
|
#define ESR_MCI 0x80000000 /* Machine check - instruction */ |
| 294 |
|
|
#define ESR_PIL 0x08000000 /* Program interrupt - illegal */ |
| 295 |
|
|
#define ESR_PPR 0x04000000 /* Program interrupt - privileged */ |
| 296 |
|
|
#define ESR_PTR 0x02000000 /* Program interrupt - trap */ |
| 297 |
|
|
#define ESR_DST 0x00800000 /* Data storage interrupt - store fault */ |
| 298 |
|
|
#define ESR_DIZ 0x00800000 /* Data/instruction storage interrupt - zone fault */ |
| 299 |
|
|
#define ESR_U0F 0x00008000 /* Data storage interrupt - U0 fault */ |
| 300 |
|
|
#define SPR_IMISS 0x3d4 /* .68 Instruction TLB Miss Address Register */ |
| 301 |
|
|
#define SPR_TLBMISS 0x3d4 /* .6. TLB Miss Address Register */ |
| 302 |
|
|
#define SPR_DEAR 0x3d5 /* 4.. Data Error Address Register */ |
| 303 |
|
|
#define SPR_ICMP 0x3d5 /* .68 Instruction TLB Compare Register */ |
| 304 |
|
|
#define SPR_PTEHI 0x3d5 /* .6. Instruction TLB Compare Register */ |
| 305 |
|
|
#define SPR_EVPR 0x3d6 /* 4.. Exception Vector Prefix Register */ |
| 306 |
|
|
#define SPR_RPA 0x3d6 /* .68 Required Physical Address Register */ |
| 307 |
|
|
#define SPR_PTELO 0x3d6 /* .6. Required Physical Address Register */ |
| 308 |
|
|
#define SPR_TSR 0x3d8 /* 4.. Timer Status Register */ |
| 309 |
|
|
#define TSR_ENW 0x80000000 /* Enable Next Watchdog */ |
| 310 |
|
|
#define TSR_WIS 0x40000000 /* Watchdog Interrupt Status */ |
| 311 |
|
|
#define TSR_WRS_MASK 0x30000000 /* Watchdog Reset Status */ |
| 312 |
|
|
#define TSR_WRS_NONE 0x00000000 /* No watchdog reset has occurred */ |
| 313 |
|
|
#define TSR_WRS_CORE 0x10000000 /* Core reset was forced by the watchdog */ |
| 314 |
|
|
#define TSR_WRS_CHIP 0x20000000 /* Chip reset was forced by the watchdog */ |
| 315 |
|
|
#define TSR_WRS_SYSTEM 0x30000000 /* System reset was forced by the watchdog */ |
| 316 |
|
|
#define TSR_PIS 0x08000000 /* PIT Interrupt Status */ |
| 317 |
|
|
#define TSR_FIS 0x04000000 /* FIT Interrupt Status */ |
| 318 |
|
|
#define SPR_TCR 0x3da /* 4.. Timer Control Register */ |
| 319 |
|
|
#define TCR_WP_MASK 0xc0000000 /* Watchdog Period mask */ |
| 320 |
|
|
#define TCR_WP_2_17 0x00000000 /* 2**17 clocks */ |
| 321 |
|
|
#define TCR_WP_2_21 0x40000000 /* 2**21 clocks */ |
| 322 |
|
|
#define TCR_WP_2_25 0x80000000 /* 2**25 clocks */ |
| 323 |
|
|
#define TCR_WP_2_29 0xc0000000 /* 2**29 clocks */ |
| 324 |
|
|
#define TCR_WRC_MASK 0x30000000 /* Watchdog Reset Control mask */ |
| 325 |
|
|
#define TCR_WRC_NONE 0x00000000 /* No watchdog reset */ |
| 326 |
|
|
#define TCR_WRC_CORE 0x10000000 /* Core reset */ |
| 327 |
|
|
#define TCR_WRC_CHIP 0x20000000 /* Chip reset */ |
| 328 |
|
|
#define TCR_WRC_SYSTEM 0x30000000 /* System reset */ |
| 329 |
|
|
#define TCR_WIE 0x08000000 /* Watchdog Interrupt Enable */ |
| 330 |
|
|
#define TCR_PIE 0x04000000 /* PIT Interrupt Enable */ |
| 331 |
|
|
#define TCR_FP_MASK 0x03000000 /* FIT Period */ |
| 332 |
|
|
#define TCR_FP_2_9 0x00000000 /* 2**9 clocks */ |
| 333 |
|
|
#define TCR_FP_2_13 0x01000000 /* 2**13 clocks */ |
| 334 |
|
|
#define TCR_FP_2_17 0x02000000 /* 2**17 clocks */ |
| 335 |
|
|
#define TCR_FP_2_21 0x03000000 /* 2**21 clocks */ |
| 336 |
|
|
#define TCR_FIE 0x00800000 /* FIT Interrupt Enable */ |
| 337 |
|
|
#define TCR_ARE 0x00400000 /* Auto Reload Enable */ |
| 338 |
|
|
#define SPR_PIT 0x3db /* 4.. Programmable Interval Timer */ |
| 339 |
|
|
#define SPR_SRR2 0x3de /* 4.. Save/Restore Register 2 */ |
| 340 |
|
|
#define SPR_SRR3 0x3df /* 4.. Save/Restore Register 3 */ |
| 341 |
|
|
#define SPR_DBSR 0x3f0 /* 4.. Debug Status Register */ |
| 342 |
|
|
#define DBSR_IC 0x80000000 /* Instruction completion debug event */ |
| 343 |
|
|
#define DBSR_BT 0x40000000 /* Branch Taken debug event */ |
| 344 |
|
|
#define DBSR_EDE 0x20000000 /* Exception debug event */ |
| 345 |
|
|
#define DBSR_TIE 0x10000000 /* Trap Instruction debug event */ |
| 346 |
|
|
#define DBSR_UDE 0x08000000 /* Unconditional debug event */ |
| 347 |
|
|
#define DBSR_IA1 0x04000000 /* IAC1 debug event */ |
| 348 |
|
|
#define DBSR_IA2 0x02000000 /* IAC2 debug event */ |
| 349 |
|
|
#define DBSR_DR1 0x01000000 /* DAC1 Read debug event */ |
| 350 |
|
|
#define DBSR_DW1 0x00800000 /* DAC1 Write debug event */ |
| 351 |
|
|
#define DBSR_DR2 0x00400000 /* DAC2 Read debug event */ |
| 352 |
|
|
#define DBSR_DW2 0x00200000 /* DAC2 Write debug event */ |
| 353 |
|
|
#define DBSR_IDE 0x00100000 /* Imprecise debug event */ |
| 354 |
|
|
#define DBSR_IA3 0x00080000 /* IAC3 debug event */ |
| 355 |
|
|
#define DBSR_IA4 0x00040000 /* IAC4 debug event */ |
| 356 |
|
|
#define DBSR_MRR 0x00000300 /* Most recent reset */ |
| 357 |
|
|
#define SPR_HID0 0x3f0 /* ..8 Hardware Implementation Register 0 */ |
| 358 |
|
|
#define SPR_HID1 0x3f1 /* ..8 Hardware Implementation Register 1 */ |
| 359 |
|
|
#define SPR_DBCR0 0x3f2 /* 4.. Debug Control Register 0 */ |
| 360 |
|
|
#define DBCR0_EDM 0x80000000 /* External Debug Mode */ |
| 361 |
|
|
#define DBCR0_IDM 0x40000000 /* Internal Debug Mode */ |
| 362 |
|
|
#define DBCR0_RST_MASK 0x30000000 /* ReSeT */ |
| 363 |
|
|
#define DBCR0_RST_NONE 0x00000000 /* No action */ |
| 364 |
|
|
#define DBCR0_RST_CORE 0x10000000 /* Core reset */ |
| 365 |
|
|
#define DBCR0_RST_CHIP 0x20000000 /* Chip reset */ |
| 366 |
|
|
#define DBCR0_RST_SYSTEM 0x30000000 /* System reset */ |
| 367 |
|
|
#define DBCR0_IC 0x08000000 /* Instruction Completion debug event */ |
| 368 |
|
|
#define DBCR0_BT 0x04000000 /* Branch Taken debug event */ |
| 369 |
|
|
#define DBCR0_EDE 0x02000000 /* Exception Debug Event */ |
| 370 |
|
|
#define DBCR0_TDE 0x01000000 /* Trap Debug Event */ |
| 371 |
|
|
#define DBCR0_IA1 0x00800000 /* IAC (Instruction Address Compare) 1 debug event */ |
| 372 |
|
|
#define DBCR0_IA2 0x00400000 /* IAC 2 debug event */ |
| 373 |
|
|
#define DBCR0_IA12 0x00200000 /* Instruction Address Range Compare 1-2 */ |
| 374 |
|
|
#define DBCR0_IA12X 0x00100000 /* IA12 eXclusive */ |
| 375 |
|
|
#define DBCR0_IA3 0x00080000 /* IAC 3 debug event */ |
| 376 |
|
|
#define DBCR0_IA4 0x00040000 /* IAC 4 debug event */ |
| 377 |
|
|
#define DBCR0_IA34 0x00020000 /* Instruction Address Range Compare 3-4 */ |
| 378 |
|
|
#define DBCR0_IA34X 0x00010000 /* IA34 eXclusive */ |
| 379 |
|
|
#define DBCR0_IA12T 0x00008000 /* Instruction Address Range Compare 1-2 range Toggle */ |
| 380 |
|
|
#define DBCR0_IA34T 0x00004000 /* Instruction Address Range Compare 3-4 range Toggle */ |
| 381 |
|
|
#define DBCR0_FT 0x00000001 /* Freeze Timers on debug event */ |
| 382 |
|
|
#define SPR_IABR 0x3f2 /* ..8 Instruction Address Breakpoint Register 0 */ |
| 383 |
|
|
#define SPR_HID2 0x3f3 /* ..8 Hardware Implementation Register 2 */ |
| 384 |
|
|
#define SPR_IAC1 0x3f4 /* 4.. Instruction Address Compare 1 */ |
| 385 |
|
|
#define SPR_IAC2 0x3f5 /* 4.. Instruction Address Compare 2 */ |
| 386 |
|
|
#define SPR_DABR 0x3f5 /* .6. Data Address Breakpoint Register */ |
| 387 |
|
|
#define SPR_DAC1 0x3f6 /* 4.. Data Address Compare 1 */ |
| 388 |
|
|
#define SPR_MSSCR0 0x3f6 /* .6. Memory SubSystem Control Register */ |
| 389 |
|
|
#define MSSCR0_SHDEN 0x80000000 /* 0: Shared-state enable */ |
| 390 |
|
|
#define MSSCR0_SHDPEN3 0x40000000 /* 1: ~SHD[01] signal enable in MEI mode */ |
| 391 |
|
|
#define MSSCR0_L1INTVEN 0x38000000 /* 2-4: L1 data cache ~HIT intervention enable */ |
| 392 |
|
|
#define MSSCR0_L2INTVEN 0x07000000 /* 5-7: L2 data cache ~HIT intervention enable */ |
| 393 |
|
|
#define MSSCR0_DL1HWF 0x00800000 /* 8: L1 data cache hardware flush */ |
| 394 |
|
|
#define MSSCR0_MBO 0x00400000 /* 9: must be one */ |
| 395 |
|
|
#define MSSCR0_EMODE 0x00200000 /* 10: MPX bus mode (read-only) */ |
| 396 |
|
|
#define MSSCR0_ABD 0x00100000 /* 11: address bus driven (read-only) */ |
| 397 |
|
|
#define MSSCR0_BMODE 0x0000c000 /* 16-17: Bus Mode (read-only) (7450) */ |
| 398 |
|
|
#define MSSCR0_ID 0x00000040 /* 26: Processor ID */ |
| 399 |
|
|
#define MSSCR0_L2PFE 0x00000003 /* 30-31: L2 prefetching enabled (7450) */ |
| 400 |
|
|
#define SPR_DAC2 0x3f7 /* 4.. Data Address Compare 2 */ |
| 401 |
|
|
#define SPR_L2PM 0x3f8 /* .6. L2 Private Memory Control Register */ |
| 402 |
|
|
#define SPR_L2CR 0x3f9 /* .6. L2 Control Register */ |
| 403 |
|
|
#define L2CR_L2E 0x80000000 /* 0: L2 enable */ |
| 404 |
|
|
#define L2CR_L2PE 0x40000000 /* 1: L2 data parity enable */ |
| 405 |
|
|
#define L2CR_L2SIZ 0x30000000 /* 2-3: L2 size */ |
| 406 |
|
|
#define L2SIZ_2M 0x00000000 |
| 407 |
|
|
#define L2SIZ_256K 0x10000000 |
| 408 |
|
|
#define L2SIZ_512K 0x20000000 |
| 409 |
|
|
#define L2SIZ_1M 0x30000000 |
| 410 |
|
|
#define L2CR_L2CLK 0x0e000000 /* 4-6: L2 clock ratio */ |
| 411 |
|
|
#define L2CLK_DIS 0x00000000 /* disable L2 clock */ |
| 412 |
|
|
#define L2CLK_10 0x02000000 /* core clock / 1 */ |
| 413 |
|
|
#define L2CLK_15 0x04000000 /* / 1.5 */ |
| 414 |
|
|
#define L2CLK_35 0x06000000 /* / 3.5 */ |
| 415 |
|
|
#define L2CLK_20 0x08000000 /* / 2 */ |
| 416 |
|
|
#define L2CLK_25 0x0a000000 /* / 2.5 */ |
| 417 |
|
|
#define L2CLK_30 0x0c000000 /* / 3 */ |
| 418 |
|
|
#define L2CLK_40 0x0e000000 /* / 4 */ |
| 419 |
|
|
#define L2CR_L2RAM 0x01800000 /* 7-8: L2 RAM type */ |
| 420 |
|
|
#define L2RAM_FLOWTHRU_BURST 0x00000000 |
| 421 |
|
|
#define L2RAM_PIPELINE_BURST 0x01000000 |
| 422 |
|
|
#define L2RAM_PIPELINE_LATE 0x01800000 |
| 423 |
|
|
#define L2CR_L2DO 0x00400000 /* 9: L2 data-only. |
| 424 |
|
|
Setting this bit disables instruction |
| 425 |
|
|
caching. */ |
| 426 |
|
|
#define L2CR_L2I 0x00200000 /* 10: L2 global invalidate. */ |
| 427 |
|
|
#define L2CR_L2CTL 0x00100000 /* 11: L2 RAM control (ZZ enable). |
| 428 |
|
|
Enables automatic operation of the |
| 429 |
|
|
L2ZZ (low-power mode) signal. */ |
| 430 |
|
|
#define L2CR_L2WT 0x00080000 /* 12: L2 write-through. */ |
| 431 |
|
|
#define L2CR_L2TS 0x00040000 /* 13: L2 test support. */ |
| 432 |
|
|
#define L2CR_L2OH 0x00030000 /* 14-15: L2 output hold. */ |
| 433 |
|
|
#define L2CR_L2SL 0x00008000 /* 16: L2 DLL slow. */ |
| 434 |
|
|
#define L2CR_L2DF 0x00004000 /* 17: L2 differential clock. */ |
| 435 |
|
|
#define L2CR_L2BYP 0x00002000 /* 18: L2 DLL bypass. */ |
| 436 |
|
|
#define L2CR_L2FA 0x00001000 /* 19: L2 flush assist (for software flush). */ |
| 437 |
|
|
#define L2CR_L2HWF 0x00000800 /* 20: L2 hardware flush. */ |
| 438 |
|
|
#define L2CR_L2IO 0x00000400 /* 21: L2 instruction-only. */ |
| 439 |
|
|
#define L2CR_L2CLKSTP 0x00000200 /* 22: L2 clock stop. */ |
| 440 |
|
|
#define L2CR_L2DRO 0x00000100 /* 23: L2DLL rollover checkstop enable. */ |
| 441 |
|
|
#define L2CR_L2IP 0x00000001 /* 31: L2 global invalidate in */ |
| 442 |
|
|
/* progress (read only). */ |
| 443 |
|
|
#define SPR_L3CR 0x3fa /* .6. L3 Control Register */ |
| 444 |
|
|
#define L3CR_RESERVED 0x0438003a /* Reserved bits in L3CR */ |
| 445 |
|
|
#define L3CR_L3E 0x80000000 /* 0: L3 enable */ |
| 446 |
|
|
#define L3CR_L3PE 0x40000000 /* 1: L3 data parity checking enable */ |
| 447 |
|
|
#define L3CR_L3APE 0x20000000 /* 2: L3 address parity checking enable */ |
| 448 |
|
|
#define L3CR_L3SIZ 0x10000000 /* 3: L3 size (0=1MB, 1=2MB) */ |
| 449 |
|
|
#define L3SIZ_1M 0x00000000 |
| 450 |
|
|
#define L3SIZ_2M 0x10000000 |
| 451 |
|
|
#define L3CR_L3CLKEN 0x08000000 /* 4: Enables the L3_CLK[0:1] signals */ |
| 452 |
|
|
#define L3CR_L3CLK 0x03800000 /* 6-8: L3 clock ratio */ |
| 453 |
|
|
#define L3CLK_60 0x00000000 /* core clock / 6 */ |
| 454 |
|
|
#define L3CLK_20 0x01000000 /* / 2 */ |
| 455 |
|
|
#define L3CLK_25 0x01800000 /* / 2.5 */ |
| 456 |
|
|
#define L3CLK_30 0x02000000 /* / 3 */ |
| 457 |
|
|
#define L3CLK_35 0x02800000 /* / 3.5 */ |
| 458 |
|
|
#define L3CLK_40 0x03000000 /* / 4 */ |
| 459 |
|
|
#define L3CLK_50 0x03800000 /* / 5 */ |
| 460 |
|
|
#define L3CR_L3IO 0x00400000 /* 9: L3 instruction-only mode */ |
| 461 |
|
|
#define L3CR_L3SPO 0x00040000 /* 13: L3 sample point override */ |
| 462 |
|
|
#define L3CR_L3CKSP 0x00030000 /* 14-15: L3 clock sample point */ |
| 463 |
|
|
#define L3CKSP_2 0x00000000 /* 2 clocks */ |
| 464 |
|
|
#define L3CKSP_3 0x00010000 /* 3 clocks */ |
| 465 |
|
|
#define L3CKSP_4 0x00020000 /* 4 clocks */ |
| 466 |
|
|
#define L3CKSP_5 0x00030000 /* 5 clocks */ |
| 467 |
|
|
#define L3CR_L3PSP 0x0000e000 /* 16-18: L3 P-clock sample point */ |
| 468 |
|
|
#define L3PSP_0 0x00000000 /* 0 clocks */ |
| 469 |
|
|
#define L3PSP_1 0x00002000 /* 1 clocks */ |
| 470 |
|
|
#define L3PSP_2 0x00004000 /* 2 clocks */ |
| 471 |
|
|
#define L3PSP_3 0x00006000 /* 3 clocks */ |
| 472 |
|
|
#define L3PSP_4 0x00008000 /* 4 clocks */ |
| 473 |
|
|
#define L3PSP_5 0x0000a000 /* 5 clocks */ |
| 474 |
|
|
#define L3CR_L3REP 0x00001000 /* 19: L3 replacement algorithm (0=default, 1=alternate) */ |
| 475 |
|
|
#define L3CR_L3HWF 0x00000800 /* 20: L3 hardware flush */ |
| 476 |
|
|
#define L3CR_L3I 0x00000400 /* 21: L3 global invalidate */ |
| 477 |
|
|
#define L3CR_L3RT 0x00000300 /* 22-23: L3 SRAM type */ |
| 478 |
|
|
#define L3RT_MSUG2_DDR 0x00000000 /* MSUG2 DDR SRAM */ |
| 479 |
|
|
#define L3RT_PIPELINE_LATE 0x00000100 /* Pipelined (register-register) synchronous late-write SRAM */ |
| 480 |
|
|
#define L3RT_PB2_SRAM 0x00000300 /* PB2 SRAM */ |
| 481 |
|
|
#define L3CR_L3NIRCA 0x00000080 /* 24: L3 non-integer ratios clock adjustment for the SRAM */ |
| 482 |
|
|
#define L3CR_L3DO 0x00000040 /* 25: L3 data-only mode */ |
| 483 |
|
|
#define L3CR_PMEN 0x00000004 /* 29: Private memory enable */ |
| 484 |
|
|
#define L3CR_PMSIZ 0x00000004 /* 31: Private memory size (0=1MB, 1=2MB) */ |
| 485 |
|
|
#define SPR_DCCR 0x3fa /* 4.. Data Cache Cachability Register */ |
| 486 |
|
|
#define SPR_ICCR 0x3fb /* 4.. Instruction Cache Cachability Register */ |
| 487 |
|
|
#define SPR_THRM1 0x3fc /* .6. Thermal Management Register */ |
| 488 |
|
|
#define SPR_THRM2 0x3fd /* .6. Thermal Management Register */ |
| 489 |
|
|
#define SPR_THRM_TIN 0x80000000 /* Thermal interrupt bit (RO) */ |
| 490 |
|
|
#define SPR_THRM_TIV 0x40000000 /* Thermal interrupt valid (RO) */ |
| 491 |
|
|
#define SPR_THRM_THRESHOLD(x) ((x) << 23) /* Thermal sensor threshold */ |
| 492 |
|
|
#define SPR_THRM_TID 0x00000004 /* Thermal interrupt direction */ |
| 493 |
|
|
#define SPR_THRM_TIE 0x00000002 /* Thermal interrupt enable */ |
| 494 |
|
|
#define SPR_THRM_VALID 0x00000001 /* Valid bit */ |
| 495 |
|
|
#define SPR_THRM3 0x3fe /* .6. Thermal Management Register */ |
| 496 |
|
|
#define SPR_THRM_TIMER(x) ((x) << 1) /* Sampling interval timer */ |
| 497 |
|
|
#define SPR_THRM_ENABLE 0x00000001 /* TAU Enable */ |
| 498 |
|
|
#define SPR_FPECR 0x3fe /* .6. Floating-Point Exception Cause Register */ |
| 499 |
|
|
#define SPR_PIR 0x3ff /* .6. Processor Identification Register */ |
| 500 |
|
|
|
| 501 |
|
|
/* Time Base Register declarations */ |
| 502 |
|
|
#define TBR_TBL 0x10c /* 468 Time Base Lower */ |
| 503 |
|
|
#define TBR_TBU 0x10d /* 468 Time Base Upper */ |
| 504 |
|
|
|
| 505 |
|
|
/* Performance counter declarations */ |
| 506 |
|
|
#define PMC_OVERFLOW 0x80000000 /* Counter has overflowed */ |
| 507 |
|
|
|
| 508 |
|
|
/* The first five countable [non-]events are common to all the PMC's */ |
| 509 |
|
|
#define PMCN_NONE 0 /* Count nothing */ |
| 510 |
|
|
#define PMCN_CYCLES 1 /* Processor cycles */ |
| 511 |
|
|
#define PMCN_ICOMP 2 /* Instructions completed */ |
| 512 |
|
|
#define PMCN_TBLTRANS 3 /* TBL bit transitions */ |
| 513 |
|
|
#define PCMN_IDISPATCH 4 /* Instructions dispatched */ |
| 514 |
|
|
|
| 515 |
|
|
#endif /* !_POWERPC_SPR_H_ */ |
Parent Directory
| 
Revision Log