| 1 |
/* GXemul: $Id: i80321reg.h,v 1.1 2005/10/17 05:32:21 debug Exp $ */ |
| 2 |
/* $NetBSD: i80321reg.h,v 1.14 2003/12/19 10:08:11 gavan Exp $ */ |
| 3 |
|
| 4 |
/* |
| 5 |
* Copyright (c) 2002 Wasabi Systems, Inc. |
| 6 |
* All rights reserved. |
| 7 |
* |
| 8 |
* Written by Jason R. Thorpe for Wasabi Systems, Inc. |
| 9 |
* |
| 10 |
* Redistribution and use in source and binary forms, with or without |
| 11 |
* modification, are permitted provided that the following conditions |
| 12 |
* are met: |
| 13 |
* 1. Redistributions of source code must retain the above copyright |
| 14 |
* notice, this list of conditions and the following disclaimer. |
| 15 |
* 2. Redistributions in binary form must reproduce the above copyright |
| 16 |
* notice, this list of conditions and the following disclaimer in the |
| 17 |
* documentation and/or other materials provided with the distribution. |
| 18 |
* 3. All advertising materials mentioning features or use of this software |
| 19 |
* must display the following acknowledgement: |
| 20 |
* This product includes software developed for the NetBSD Project by |
| 21 |
* Wasabi Systems, Inc. |
| 22 |
* 4. The name of Wasabi Systems, Inc. may not be used to endorse |
| 23 |
* or promote products derived from this software without specific prior |
| 24 |
* written permission. |
| 25 |
* |
| 26 |
* THIS SOFTWARE IS PROVIDED BY WASABI SYSTEMS, INC. ``AS IS'' AND |
| 27 |
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED |
| 28 |
* TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR |
| 29 |
* PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL WASABI SYSTEMS, INC |
| 30 |
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR |
| 31 |
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF |
| 32 |
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS |
| 33 |
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN |
| 34 |
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) |
| 35 |
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE |
| 36 |
* POSSIBILITY OF SUCH DAMAGE. |
| 37 |
*/ |
| 38 |
|
| 39 |
#ifndef _ARM_XSCALE_I80321REG_H_ |
| 40 |
#define _ARM_XSCALE_I80321REG_H_ |
| 41 |
|
| 42 |
/* |
| 43 |
* Register definitions for the Intel 80321 (``Verde'') I/O processor, |
| 44 |
* based on the XScale core. |
| 45 |
*/ |
| 46 |
|
| 47 |
/* |
| 48 |
* Base i80321 memory map: |
| 49 |
* |
| 50 |
* 0x0000.0000 - 0x7fff.ffff ATU Outbound Direct Addressing Window |
| 51 |
* 0x8000.0000 - 0x9001.ffff ATU Outbound Translation Windows |
| 52 |
* 0x9002.0000 - 0xffff.dfff External Memory |
| 53 |
* 0xffff.e000 - 0xffff.e8ff Peripheral Memory Mapped Registers |
| 54 |
* 0xffff.e900 - 0xffff.ffff Reserved |
| 55 |
*/ |
| 56 |
|
| 57 |
#define VERDE_OUT_DIRECT_WIN_BASE 0x00000000UL |
| 58 |
#define VERDE_OUT_DIRECT_WIN_SIZE 0x80000000UL |
| 59 |
|
| 60 |
#define VERDE_OUT_XLATE_MEM_WIN_SIZE 0x04000000UL |
| 61 |
#define VERDE_OUT_XLATE_IO_WIN_SIZE 0x00010000UL |
| 62 |
|
| 63 |
#define VERDE_OUT_XLATE_MEM_WIN0_BASE 0x80000000UL |
| 64 |
#define VERDE_OUT_XLATE_MEM_WIN1_BASE 0x84000000UL |
| 65 |
|
| 66 |
#define VERDE_OUT_XLATE_IO_WIN0_BASE 0x90000000UL |
| 67 |
|
| 68 |
#define VERDE_EXTMEM_BASE 0x90020000UL |
| 69 |
|
| 70 |
#define VERDE_PMMR_BASE 0xffffe000UL |
| 71 |
#define VERDE_PMMR_SIZE 0x00001700UL |
| 72 |
|
| 73 |
/* |
| 74 |
* Peripheral Memory Mapped Registers. Defined as offsets |
| 75 |
* from the VERDE_PMMR_BASE. |
| 76 |
*/ |
| 77 |
#define VERDE_ATU_BASE 0x0100 |
| 78 |
#define VERDE_ATU_SIZE 0x0100 |
| 79 |
|
| 80 |
#define VERDE_MU_BASE 0x0300 |
| 81 |
#define VERDE_MU_SIZE 0x0100 |
| 82 |
|
| 83 |
#define VERDE_DMA_BASE 0x0400 |
| 84 |
#define VERDE_DMA_BASE0 (VERDE_DMA_BASE + 0x00) |
| 85 |
#define VERDE_DMA_BASE1 (VERDE_DMA_BASE + 0x40) |
| 86 |
#define VERDE_DMA_SIZE 0x0100 |
| 87 |
#define VERDE_DMA_CHSIZE 0x0040 |
| 88 |
|
| 89 |
#define VERDE_MCU_BASE 0x0500 |
| 90 |
#define VERDE_MCU_SIZE 0x0100 |
| 91 |
|
| 92 |
#define VERDE_SSP_BASE 0x0600 |
| 93 |
#define VERDE_SSP_SIZE 0x0080 |
| 94 |
|
| 95 |
#define VERDE_PBIU_BASE 0x0680 |
| 96 |
#define VERDE_PBIU_SIZE 0x0080 |
| 97 |
|
| 98 |
#define VERDE_AAU_BASE 0x0800 |
| 99 |
#define VERDE_AAU_SIZE 0x0100 |
| 100 |
|
| 101 |
#define VERDE_I2C_BASE 0x1680 |
| 102 |
#define VERDE_I2C_BASE0 (VERDE_I2C_BASE + 0x00) |
| 103 |
#define VERDE_I2C_BASE1 (VERDE_I2C_BASE + 0x20) |
| 104 |
#define VERDE_I2C_SIZE 0x0080 |
| 105 |
#define VERDE_I2C_CHSIZE 0x0020 |
| 106 |
|
| 107 |
/* |
| 108 |
* Address Translation Unit |
| 109 |
*/ |
| 110 |
/* 0x00 - 0x38 -- PCI configuration space header */ |
| 111 |
#define ATU_IALR0 0x40 /* Inbound ATU Limit 0 */ |
| 112 |
#define ATU_IATVR0 0x44 /* Inbound ATU Xlate Value 0 */ |
| 113 |
#define ATU_ERLR 0x48 /* Expansion ROM Limit */ |
| 114 |
#define ATU_ERTVR 0x4c /* Expansion ROM Xlate Value */ |
| 115 |
#define ATU_IALR1 0x50 /* Inbound ATU Limit 1 */ |
| 116 |
#define ATU_IALR2 0x54 /* Inbound ATU Limit 2 */ |
| 117 |
#define ATU_IATVR2 0x58 /* Inbound ATU Xlate Value 2 */ |
| 118 |
#define ATU_OIOWTVR 0x5c /* Outbound I/O Window Xlate Value */ |
| 119 |
#define ATU_OMWTVR0 0x60 /* Outbound Mem Window Xlate Value 0 */ |
| 120 |
#define ATU_OUMWTVR0 0x64 /* Outbound Mem Window Xlate Value 0 Upper */ |
| 121 |
#define ATU_OMWTVR1 0x68 /* Outbound Mem Window Xlate Value 1 */ |
| 122 |
#define ATU_OUMWTVR1 0x6c /* Outbound Mem Window Xlate Value 1 Upper */ |
| 123 |
#define ATU_OUDWTVR 0x78 /* Outbound Mem Direct Xlate Value Upper */ |
| 124 |
#define ATU_ATUCR 0x80 /* ATU Configuration */ |
| 125 |
#define ATU_PCSR 0x84 /* PCI Configuration and Status */ |
| 126 |
#define ATU_ATUISR 0x88 /* ATU Interrupt Status */ |
| 127 |
#define ATU_ATUIMR 0x8c /* ATU Interrupt Mask */ |
| 128 |
#define ATU_IABAR3 0x90 /* Inbound ATU Base Address 3 */ |
| 129 |
#define ATU_IAUBAR3 0x94 /* Inbound ATU Base Address 3 Upper */ |
| 130 |
#define ATU_IALR3 0x98 /* Inbound ATU Limit 3 */ |
| 131 |
#define ATU_IATVR3 0x9c /* Inbound ATU Xlate Value 3 */ |
| 132 |
#define ATU_OCCAR 0xa4 /* Outbound Configuration Cycle Address */ |
| 133 |
#define ATU_OCCDR 0xac /* Outbound Configuration Cycle Data */ |
| 134 |
#define ATU_MSI_PORT 0xb4 /* MSI port */ |
| 135 |
#define ATU_PDSCR 0xbc /* PCI Bus Drive Strength Control */ |
| 136 |
#define ATU_PCI_X_CAP_ID 0xe0 /* (1) */ |
| 137 |
#define ATU_PCI_X_NEXT 0xe1 /* (1) */ |
| 138 |
#define ATU_PCIXCMD 0xe2 /* PCI-X Command Register (2) */ |
| 139 |
#define ATU_PCIXSR 0xe4 /* PCI-X Status Register */ |
| 140 |
|
| 141 |
#define ATUCR_DRC_ALIAS (1U << 19) |
| 142 |
#define ATUCR_DAU2GXEN (1U << 18) |
| 143 |
#define ATUCR_P_SERR_MA (1U << 16) |
| 144 |
#define ATUCR_DTS (1U << 15) |
| 145 |
#define ATUCR_P_SERR_DIE (1U << 9) |
| 146 |
#define ATUCR_DAE (1U << 8) |
| 147 |
#define ATUCR_BIST_IE (1U << 3) |
| 148 |
#define ATUCR_OUT_EN (1U << 1) |
| 149 |
|
| 150 |
#define PCSR_DAAAPE (1U << 18) |
| 151 |
#define PCSR_PCI_X_CAP (3U << 16) |
| 152 |
#define PCSR_PCI_X_CAP_BORING (0 << 16) |
| 153 |
#define PCSR_PCI_X_CAP_66 (1U << 16) |
| 154 |
#define PCSR_PCI_X_CAP_100 (2U << 16) |
| 155 |
#define PCSR_PCI_X_CAP_133 (3U << 16) |
| 156 |
#define PCSR_OTQB (1U << 15) |
| 157 |
#define PCSR_IRTQB (1U << 14) |
| 158 |
#define PCSR_DTV (1U << 12) |
| 159 |
#define PCSR_BUS66 (1U << 10) |
| 160 |
#define PCSR_BUS64 (1U << 8) |
| 161 |
#define PCSR_RIB (1U << 5) |
| 162 |
#define PCSR_RPB (1U << 4) |
| 163 |
#define PCSR_CCR (1U << 2) |
| 164 |
#define PCSR_CPR (1U << 1) |
| 165 |
|
| 166 |
#define ATUISR_IMW1BU (1U << 14) |
| 167 |
#define ATUISR_ISCEM (1U << 13) |
| 168 |
#define ATUISR_RSCEM (1U << 12) |
| 169 |
#define ATUISR_PST (1U << 11) |
| 170 |
#define ATUISR_P_SERR_ASRT (1U << 10) |
| 171 |
#define ATUISR_DPE (1U << 9) |
| 172 |
#define ATUISR_BIST (1U << 8) |
| 173 |
#define ATUISR_IBMA (1U << 7) |
| 174 |
#define ATUISR_P_SERR_DET (1U << 4) |
| 175 |
#define ATUISR_PMA (1U << 3) |
| 176 |
#define ATUISR_PTAM (1U << 2) |
| 177 |
#define ATUISR_PTAT (1U << 1) |
| 178 |
#define ATUISR_PMPE (1U << 0) |
| 179 |
|
| 180 |
#define ATUIMR_IMW1BU (1U << 11) |
| 181 |
#define ATUIMR_ISCEM (1U << 10) |
| 182 |
#define ATUIMR_RSCEM (1U << 9) |
| 183 |
#define ATUIMR_PST (1U << 8) |
| 184 |
#define ATUIMR_DPE (1U << 7) |
| 185 |
#define ATUIMR_P_SERR_ASRT (1U << 6) |
| 186 |
#define ATUIMR_PMA (1U << 5) |
| 187 |
#define ATUIMR_PTAM (1U << 4) |
| 188 |
#define ATUIMR_PTAT (1U << 3) |
| 189 |
#define ATUIMR_PMPE (1U << 2) |
| 190 |
#define ATUIMR_IE_SERR_EN (1U << 1) |
| 191 |
#define ATUIMR_ECC_TAE (1U << 0) |
| 192 |
|
| 193 |
#define PCIXCMD_MOST_1 (0 << 4) |
| 194 |
#define PCIXCMD_MOST_2 (1 << 4) |
| 195 |
#define PCIXCMD_MOST_3 (2 << 4) |
| 196 |
#define PCIXCMD_MOST_4 (3 << 4) |
| 197 |
#define PCIXCMD_MOST_8 (4 << 4) |
| 198 |
#define PCIXCMD_MOST_12 (5 << 4) |
| 199 |
#define PCIXCMD_MOST_16 (6 << 4) |
| 200 |
#define PCIXCMD_MOST_32 (7 << 4) |
| 201 |
#define PCIXCMD_MOST_MASK (7 << 4) |
| 202 |
#define PCIXCMD_MMRBC_512 (0 << 2) |
| 203 |
#define PCIXCMD_MMRBC_1024 (1 << 2) |
| 204 |
#define PCIXCMD_MMRBC_2048 (2 << 2) |
| 205 |
#define PCIXCMD_MMRBC_4096 (3 << 2) |
| 206 |
#define PCIXCMD_MMRBC_MASK (3 << 2) |
| 207 |
#define PCIXCMD_ERO (1U << 1) |
| 208 |
#define PCIXCMD_DPERE (1U << 0) |
| 209 |
|
| 210 |
#define PCIXSR_RSCEM (1U << 29) |
| 211 |
#define PCIXSR_DMCRS_MASK (7 << 26) |
| 212 |
#define PCIXSR_DMOST_MASK (7 << 23) |
| 213 |
#define PCIXSR_COMPLEX (1U << 20) |
| 214 |
#define PCIXSR_USC (1U << 19) |
| 215 |
#define PCIXSR_SCD (1U << 18) |
| 216 |
#define PCIXSR_133_CAP (1U << 17) |
| 217 |
#define PCIXSR_32PCI (1U << 16) /* 0 = 32, 1 = 64 */ |
| 218 |
#define PCIXSR_BUSNO(x) (((x) & 0xff00) >> 8) |
| 219 |
#define PCIXSR_DEVNO(x) (((x) & 0xf8) >> 3) |
| 220 |
#define PCIXSR_FUNCNO(x) ((x) & 0x7) |
| 221 |
|
| 222 |
/* |
| 223 |
* Memory Controller Unit |
| 224 |
*/ |
| 225 |
#define MCU_SDIR 0x00 /* DDR SDRAM Init. Register */ |
| 226 |
#define MCU_SDCR 0x04 /* DDR SDRAM Control Register */ |
| 227 |
#define MCU_SDBR 0x08 /* SDRAM Base Register */ |
| 228 |
#define MCU_SBR0 0x0c /* SDRAM Boundary 0 */ |
| 229 |
#define MCU_SBR1 0x10 /* SDRAM Boundary 1 */ |
| 230 |
#define MCU_ECCR 0x34 /* ECC Control Register */ |
| 231 |
#define MCU_ELOG0 0x38 /* ECC Log 0 */ |
| 232 |
#define MCU_ELOG1 0x3c /* ECC Log 1 */ |
| 233 |
#define MCU_ECAR0 0x40 /* ECC address 0 */ |
| 234 |
#define MCU_ECAR1 0x44 /* ECC address 1 */ |
| 235 |
#define MCU_ECTST 0x48 /* ECC test register */ |
| 236 |
#define MCU_MCISR 0x4c /* MCU Interrupt Status Register */ |
| 237 |
#define MCU_RFR 0x50 /* Refresh Frequency Register */ |
| 238 |
#define MCU_DBUDSR 0x54 /* Data Bus Pull-up Drive Strength */ |
| 239 |
#define MCU_DBDDSR 0x58 /* Data Bus Pull-down Drive Strength */ |
| 240 |
#define MCU_CUDSR 0x5c /* Clock Pull-up Drive Strength */ |
| 241 |
#define MCU_CDDSR 0x60 /* Clock Pull-down Drive Strength */ |
| 242 |
#define MCU_CEUDSR 0x64 /* Clock En Pull-up Drive Strength */ |
| 243 |
#define MCU_CEDDSR 0x68 /* Clock En Pull-down Drive Strength */ |
| 244 |
#define MCU_CSUDSR 0x6c /* Chip Sel Pull-up Drive Strength */ |
| 245 |
#define MCU_CSDDSR 0x70 /* Chip Sel Pull-down Drive Strength */ |
| 246 |
#define MCU_REUDSR 0x74 /* Rx En Pull-up Drive Strength */ |
| 247 |
#define MCU_REDDSR 0x78 /* Rx En Pull-down Drive Strength */ |
| 248 |
#define MCU_ABUDSR 0x7c /* Addr Bus Pull-up Drive Strength */ |
| 249 |
#define MCU_ABDDSR 0x80 /* Addr Bus Pull-down Drive Strength */ |
| 250 |
#define MCU_DSDR 0x84 /* Data Strobe Delay Register */ |
| 251 |
#define MCU_REDR 0x88 /* Rx Enable Delay Register */ |
| 252 |
|
| 253 |
#define SDCR_DIMMTYPE (1U << 1) /* 0 = unbuf, 1 = reg */ |
| 254 |
#define SDCR_BUSWIDTH (1U << 2) /* 0 = 64, 1 = 32 */ |
| 255 |
|
| 256 |
#define SBRx_TECH (1U << 31) |
| 257 |
#define SBRx_BOUND 0x0000003f |
| 258 |
|
| 259 |
#define ECCR_SBERE (1U << 0) |
| 260 |
#define ECCR_MBERE (1U << 1) |
| 261 |
#define ECCR_SBECE (1U << 2) |
| 262 |
#define ECCR_ECCEN (1U << 3) |
| 263 |
|
| 264 |
#define ELOGx_SYNDROME 0x000000ff |
| 265 |
#define ELOGx_ERRTYPE (1U << 8) /* 1 = multi-bit */ |
| 266 |
#define ELOGx_RW (1U << 12) /* 1 = write error */ |
| 267 |
/* |
| 268 |
* Dev ID Func Requester |
| 269 |
* 2 0 XScale core |
| 270 |
* 2 1 ATU |
| 271 |
* 13 0 DMA channel 0 |
| 272 |
* 13 1 DMA channel 1 |
| 273 |
* 26 0 ATU |
| 274 |
*/ |
| 275 |
#define ELOGx_REQ_DEV(x) (((x) >> 19) & 0x1f) |
| 276 |
#define ELOGx_REQ_FUNC(x) (((x) >> 16) & 0x3) |
| 277 |
|
| 278 |
#define MCISR_ECC_ERR0 (1U << 0) |
| 279 |
#define MCISR_ECC_ERR1 (1U << 1) |
| 280 |
#define MCISR_ECC_ERRN (1U << 2) |
| 281 |
|
| 282 |
/* |
| 283 |
* Timers |
| 284 |
* |
| 285 |
* The i80321 timer registers are available in both memory-mapped |
| 286 |
* and coprocessor spaces. Most of the registers are read-only |
| 287 |
* if memory-mapped, so we access them via coprocessor space. |
| 288 |
* |
| 289 |
* TMR0 cp6 c0,1 0xffffe7e0 |
| 290 |
* TMR1 cp6 c1,1 0xffffe7e4 |
| 291 |
* TCR0 cp6 c2,1 0xffffe7e8 |
| 292 |
* TCR1 cp6 c3,1 0xffffe7ec |
| 293 |
* TRR0 cp6 c4,1 0xffffe7f0 |
| 294 |
* TRR1 cp6 c5,1 0xffffe7f4 |
| 295 |
* TISR cp6 c6,1 0xffffe7f8 |
| 296 |
* WDTCR cp6 c7,1 0xffffe7fc |
| 297 |
*/ |
| 298 |
|
| 299 |
#define TMRx_TC (1U << 0) |
| 300 |
#define TMRx_ENABLE (1U << 1) |
| 301 |
#define TMRx_RELOAD (1U << 2) |
| 302 |
#define TMRx_CSEL_CORE (0 << 4) |
| 303 |
#define TMRx_CSEL_CORE_div4 (1 << 4) |
| 304 |
#define TMRx_CSEL_CORE_div8 (2 << 4) |
| 305 |
#define TMRx_CSEL_CORE_div16 (3 << 4) |
| 306 |
|
| 307 |
#define TISR_TMR0 (1U << 0) |
| 308 |
#define TISR_TMR1 (1U << 1) |
| 309 |
|
| 310 |
#define WDTCR_ENABLE1 0x1e1e1e1e |
| 311 |
#define WDTCR_ENABLE2 0xe1e1e1e1 |
| 312 |
|
| 313 |
/* |
| 314 |
* Interrupt Controller Unit. |
| 315 |
* |
| 316 |
* INTCTL cp6 c0,0 0xffffe7d0 |
| 317 |
* INTSTR cp6 c4,0 0xffffe7d4 |
| 318 |
* IINTSRC cp6 c8,0 0xffffe7d8 |
| 319 |
* FINTSRC cp6 c9,0 0xffffe7dc |
| 320 |
* PIRSR 0xffffe1ec |
| 321 |
*/ |
| 322 |
|
| 323 |
#define ICU_PIRSR 0x01ec |
| 324 |
#define ICU_GPOE 0x07c4 |
| 325 |
#define ICU_GPID 0x07c8 |
| 326 |
#define ICU_GPOD 0x07cc |
| 327 |
|
| 328 |
/* |
| 329 |
* NOTE: WE USE THE `bitXX' BITS TO INDICATE PENDING SOFTWARE |
| 330 |
* INTERRUPTS. See i80321_icu.c |
| 331 |
*/ |
| 332 |
#define ICU_INT_HPI 31 /* high priority interrupt */ |
| 333 |
#define ICU_INT_XINT0 27 /* external interrupts */ |
| 334 |
#define ICU_INT_XINT(x) ((x) + ICU_INT_XINT0) |
| 335 |
#define ICU_INT_bit26 26 |
| 336 |
#define ICU_INT_SSP 25 /* SSP serial port */ |
| 337 |
#define ICU_INT_MUE 24 /* msg unit error */ |
| 338 |
#define ICU_INT_AAUE 23 /* AAU error */ |
| 339 |
#define ICU_INT_bit22 22 |
| 340 |
#define ICU_INT_DMA1E 21 /* DMA Ch 1 error */ |
| 341 |
#define ICU_INT_DMA0E 20 /* DMA Ch 0 error */ |
| 342 |
#define ICU_INT_MCUE 19 /* memory controller error */ |
| 343 |
#define ICU_INT_ATUE 18 /* ATU error */ |
| 344 |
#define ICU_INT_BIUE 17 /* bus interface unit error */ |
| 345 |
#define ICU_INT_PMU 16 /* XScale PMU */ |
| 346 |
#define ICU_INT_PPM 15 /* peripheral PMU */ |
| 347 |
#define ICU_INT_BIST 14 /* ATU Start BIST */ |
| 348 |
#define ICU_INT_MU 13 /* messaging unit */ |
| 349 |
#define ICU_INT_I2C1 12 /* i2c unit 1 */ |
| 350 |
#define ICU_INT_I2C0 11 /* i2c unit 0 */ |
| 351 |
#define ICU_INT_TMR1 10 /* timer 1 */ |
| 352 |
#define ICU_INT_TMR0 9 /* timer 0 */ |
| 353 |
#define ICU_INT_CPPM 8 /* core processor PMU */ |
| 354 |
#define ICU_INT_AAU_EOC 7 /* AAU end-of-chain */ |
| 355 |
#define ICU_INT_AAU_EOT 6 /* AAU end-of-transfer */ |
| 356 |
#define ICU_INT_bit5 5 |
| 357 |
#define ICU_INT_bit4 4 |
| 358 |
#define ICU_INT_DMA1_EOC 3 /* DMA1 end-of-chain */ |
| 359 |
#define ICU_INT_DMA1_EOT 2 /* DMA1 end-of-transfer */ |
| 360 |
#define ICU_INT_DMA0_EOC 1 /* DMA0 end-of-chain */ |
| 361 |
#define ICU_INT_DMA0_EOT 0 /* DMA0 end-of-transfer */ |
| 362 |
|
| 363 |
#define ICU_INT_HWMASK (0xffffffff & \ |
| 364 |
~((1 << ICU_INT_bit26) | \ |
| 365 |
(1 << ICU_INT_bit22) | \ |
| 366 |
(1 << ICU_INT_bit5) | \ |
| 367 |
(1 << ICU_INT_bit4))) |
| 368 |
|
| 369 |
/* |
| 370 |
* SSP Serial Port |
| 371 |
*/ |
| 372 |
|
| 373 |
#define SSP_SSCR0 0x00 /* SSC control 0 */ |
| 374 |
#define SSP_SSCR1 0x04 /* SSC control 1 */ |
| 375 |
#define SSP_SSSR 0x08 /* SSP status */ |
| 376 |
#define SSP_SSITR 0x0c /* SSP interrupt test */ |
| 377 |
#define SSP_SSDR 0x10 /* SSP data */ |
| 378 |
|
| 379 |
#define SSP_SSCR0_DSIZE(x) ((x) - 1)/* data size: 4..16 */ |
| 380 |
#define SSP_SSCR0_FRF_SPI (0 << 4) /* Motorola Serial Periph Iface */ |
| 381 |
#define SSP_SSCR0_FRF_SSP (1U << 4)/* TI Sync. Serial Protocol */ |
| 382 |
#define SSP_SSCR0_FRF_UWIRE (2U << 4)/* NatSemi Microwire */ |
| 383 |
#define SSP_SSCR0_FRF_rsvd (3U << 4)/* reserved */ |
| 384 |
#define SSP_SSCR0_ECS (1U << 6)/* external clock select */ |
| 385 |
#define SSP_SSCR0_SSE (1U << 7)/* sync. serial port enable */ |
| 386 |
#define SSP_SSCR0_SCR(x) ((x) << 8)/* serial clock rate */ |
| 387 |
/* bit rate = 3.6864 * 10e6 / |
| 388 |
(2 * (SCR + 1)) */ |
| 389 |
|
| 390 |
#define SSP_SSCR1_RIE (1U << 0)/* Rx FIFO interrupt enable */ |
| 391 |
#define SSP_SSCR1_TIE (1U << 1)/* Tx FIFO interrupt enable */ |
| 392 |
#define SSP_SSCR1_LBM (1U << 2)/* loopback mode enable */ |
| 393 |
#define SSP_SSCR1_SPO (1U << 3)/* Moto SPI SSCLK pol. (1 = high) */ |
| 394 |
#define SSP_SSCR1_SPH (1U << 4)/* Moto SPI SSCLK phase: |
| 395 |
0 = inactive full at start, |
| 396 |
1/2 at end of frame |
| 397 |
1 = inactive 1/2 at start, |
| 398 |
full at end of frame */ |
| 399 |
#define SSP_SSCR1_MWDS (1U << 5)/* Microwire data size: |
| 400 |
0 = 8 bit |
| 401 |
1 = 16 bit */ |
| 402 |
#define SSP_SSCR1_TFT (((x) - 1) << 6) /* Tx FIFO threshold */ |
| 403 |
#define SSP_SSCR1_RFT (((x) - 1) << 10)/* Rx FIFO threshold */ |
| 404 |
#define SSP_SSCR1_EFWR (1U << 14)/* enab. FIFO write/read */ |
| 405 |
#define SSP_SSCR1_STRF (1U << 15)/* FIFO write/read FIFO select: |
| 406 |
0 = Tx FIFO |
| 407 |
1 = Rx FIFO */ |
| 408 |
|
| 409 |
#define SSP_SSSR_TNF (1U << 2)/* Tx FIFO not full */ |
| 410 |
#define SSP_SSSR_RNE (1U << 3)/* Rx FIFO not empty */ |
| 411 |
#define SSP_SSSR_BSY (1U << 4)/* SSP is busy */ |
| 412 |
#define SSP_SSSR_TFS (1U << 5)/* Tx FIFO service request */ |
| 413 |
#define SSP_SSSR_RFS (1U << 6)/* Rx FIFO service request */ |
| 414 |
#define SSP_SSSR_ROR (1U << 7)/* Rx FIFO overrun */ |
| 415 |
#define SSP_SSSR_TFL(x) (((x) >> 8) & 0xf) /* Tx FIFO level */ |
| 416 |
#define SSP_SSSR_RFL(x) (((x) >> 12) & 0xf)/* Rx FIFO level */ |
| 417 |
|
| 418 |
#define SSP_SSITR_TTFS (1U << 5)/* Test Tx FIFO service */ |
| 419 |
#define SSP_SSITR_TRFS (1U << 6)/* Test Rx FIFO service */ |
| 420 |
#define SSP_SSITR_TROR (1U << 7)/* Test Rx overrun */ |
| 421 |
|
| 422 |
/* |
| 423 |
* Peripheral Bus Interface Unit |
| 424 |
*/ |
| 425 |
|
| 426 |
#define PBIU_PBCR 0x00 /* PBIU Control Register */ |
| 427 |
#define PBIU_PBBAR0 0x08 /* PBIU Base Address Register 0 */ |
| 428 |
#define PBIU_PBLR0 0x0c /* PBIU Limit Register 0 */ |
| 429 |
#define PBIU_PBBAR1 0x10 /* PBIU Base Address Register 1 */ |
| 430 |
#define PBIU_PBLR1 0x14 /* PBIU Limit Register 1 */ |
| 431 |
#define PBIU_PBBAR2 0x18 /* PBIU Base Address Register 2 */ |
| 432 |
#define PBIU_PBLR2 0x1c /* PBIU Limit Register 2 */ |
| 433 |
#define PBIU_PBBAR3 0x20 /* PBIU Base Address Register 3 */ |
| 434 |
#define PBIU_PBLR3 0x24 /* PBIU Limit Register 3 */ |
| 435 |
#define PBIU_PBBAR4 0x28 /* PBIU Base Address Register 4 */ |
| 436 |
#define PBIU_PBLR4 0x2c /* PBIU Limit Register 4 */ |
| 437 |
#define PBIU_PBBAR5 0x30 /* PBIU Base Address Register 5 */ |
| 438 |
#define PBIU_PBLR5 0x34 /* PBIU Limit Register 5 */ |
| 439 |
#define PBIU_DSCR 0x38 /* PBIU Drive Strength Control Reg. */ |
| 440 |
#define PBIU_MBR0 0x40 /* PBIU Memory-less Boot Reg. 0 */ |
| 441 |
#define PBIU_MBR1 0x60 /* PBIU Memory-less Boot Reg. 1 */ |
| 442 |
#define PBIU_MBR2 0x64 /* PBIU Memory-less Boot Reg. 2 */ |
| 443 |
|
| 444 |
#define PBIU_PBCR_PBIEN (1 << 0) |
| 445 |
#define PBIU_PBCR_PBI100 (1 << 1) |
| 446 |
#define PBIU_PBCR_PBI66 (2 << 1) |
| 447 |
#define PBIU_PBCR_PBI33 (3 << 1) |
| 448 |
#define PBIU_PBCR_PBBEN (1 << 3) |
| 449 |
|
| 450 |
#define PBIU_PBARx_WIDTH8 (0 << 0) |
| 451 |
#define PBIU_PBARx_WIDTH16 (1 << 0) |
| 452 |
#define PBIU_PBARx_WIDTH32 (2 << 0) |
| 453 |
#define PBIU_PBARx_ADWAIT4 (0 << 2) |
| 454 |
#define PBIU_PBARx_ADWAIT8 (1 << 2) |
| 455 |
#define PBIU_PBARx_ADWAIT12 (2 << 2) |
| 456 |
#define PBIU_PBARx_ADWAIT16 (3 << 2) |
| 457 |
#define PBIU_PBARx_ADWAIT20 (4 << 2) |
| 458 |
#define PBIU_PBARx_RCWAIT1 (0 << 6) |
| 459 |
#define PBIU_PBARx_RCWAIT4 (1 << 6) |
| 460 |
#define PBIU_PBARx_RCWAIT8 (2 << 6) |
| 461 |
#define PBIU_PBARx_RCWAIT12 (3 << 6) |
| 462 |
#define PBIU_PBARx_RCWAIT16 (4 << 6) |
| 463 |
#define PBIU_PBARx_RCWAIT20 (5 << 6) |
| 464 |
#define PBIU_PBARx_FWE (1 << 9) |
| 465 |
#define PBIU_BASE_MASK 0xfffff000U |
| 466 |
|
| 467 |
#define PBIU_PBLRx_SIZE(x) (~((x) - 1)) |
| 468 |
|
| 469 |
/* |
| 470 |
* Messaging Unit |
| 471 |
*/ |
| 472 |
#define MU_IMR0 0x0010 /* MU Inbound Message Register 0 */ |
| 473 |
#define MU_IMR1 0x0014 /* MU Inbound Message Register 1 */ |
| 474 |
#define MU_OMR0 0x0018 /* MU Outbound Message Register 0 */ |
| 475 |
#define MU_OMR1 0x001c /* MU Outbound Message Register 1 */ |
| 476 |
#define MU_IDR 0x0020 /* MU Inbound Doorbell Register */ |
| 477 |
#define MU_IISR 0x0024 /* MU Inbound Interrupt Status Reg */ |
| 478 |
#define MU_IIMR 0x0028 /* MU Inbound Interrupt Mask Reg */ |
| 479 |
#define MU_ODR 0x002c /* MU Outbound Doorbell Register */ |
| 480 |
#define MU_OISR 0x0030 /* MU Outbound Interrupt Status Reg */ |
| 481 |
#define MU_OIMR 0x0034 /* MU Outbound Interrupt Mask Reg */ |
| 482 |
#define MU_MUCR 0x0050 /* MU Configuration Register */ |
| 483 |
#define MU_QBAR 0x0054 /* MU Queue Base Address Register */ |
| 484 |
#define MU_IFHPR 0x0060 /* MU Inbound Free Head Pointer Reg */ |
| 485 |
#define MU_IFTPR 0x0064 /* MU Inbound Free Tail Pointer Reg */ |
| 486 |
#define MU_IPHPR 0x0068 /* MU Inbound Post Head Pointer Reg */ |
| 487 |
#define MU_IPTPR 0x006c /* MU Inbound Post Tail Pointer Reg */ |
| 488 |
#define MU_OFHPR 0x0070 /* MU Outbound Free Head Pointer Reg */ |
| 489 |
#define MU_OFTPR 0x0074 /* MU Outbound Free Tail Pointer Reg */ |
| 490 |
#define MU_OPHPR 0x0078 /* MU Outbound Post Head Pointer Reg */ |
| 491 |
#define MU_OPTPR 0x007c /* MU Outbound Post Tail Pointer Reg */ |
| 492 |
#define MU_IAR 0x0080 /* MU Index Address Register */ |
| 493 |
|
| 494 |
#define MU_IIMR_IRI (1 << 6) /* Index Register Interrupt */ |
| 495 |
#define MU_IIMR_OFQFI (1 << 5) /* Outbound Free Queue Full Int. */ |
| 496 |
#define MU_IIMR_IPQI (1 << 4) /* Inbound Post Queue Interrupt */ |
| 497 |
#define MU_IIMR_EDI (1 << 3) /* Error Doorbell Interrupt */ |
| 498 |
#define MU_IIMR_IDI (1 << 2) /* Inbound Doorbell Interrupt */ |
| 499 |
#define MU_IIMR_IM1I (1 << 1) /* Inbound Message 1 Interrupt */ |
| 500 |
#define MU_IIMR_IM0I (1 << 0) /* Inbound Message 0 Interrupt */ |
| 501 |
|
| 502 |
#endif /* _ARM_XSCALE_I80321REG_H_ */ |
Parent Directory
| 
Revision Log