2 |
#define CPU_PPC_H |
#define CPU_PPC_H |
3 |
|
|
4 |
/* |
/* |
5 |
* Copyright (C) 2005 Anders Gavare. All rights reserved. |
* Copyright (C) 2005-2006 Anders Gavare. All rights reserved. |
6 |
* |
* |
7 |
* Redistribution and use in source and binary forms, with or without |
* Redistribution and use in source and binary forms, with or without |
8 |
* modification, are permitted provided that the following conditions are met: |
* modification, are permitted provided that the following conditions are met: |
28 |
* SUCH DAMAGE. |
* SUCH DAMAGE. |
29 |
* |
* |
30 |
* |
* |
31 |
* $Id: cpu_ppc.h,v 1.22 2005/03/08 22:58:58 debug Exp $ |
* $Id: cpu_ppc.h,v 1.60 2006/02/09 22:40:27 debug Exp $ |
32 |
*/ |
*/ |
33 |
|
|
34 |
#include "misc.h" |
#include "misc.h" |
42 |
/* PPC CPU types: */ |
/* PPC CPU types: */ |
43 |
struct ppc_cpu_type_def { |
struct ppc_cpu_type_def { |
44 |
char *name; |
char *name; |
45 |
|
int pvr; |
46 |
int bits; |
int bits; |
47 |
int flags; |
int flags; |
48 |
int icache_shift; |
int icache_shift; |
49 |
|
int ilinesize; |
50 |
int iway; |
int iway; |
51 |
int dcache_shift; |
int dcache_shift; |
52 |
|
int dlinesize; |
53 |
int dway; |
int dway; |
54 |
int l2cache_shift; |
int l2cache_shift; |
55 |
|
int l2linesize; |
56 |
int l2way; |
int l2way; |
57 |
int altivec; |
int altivec; |
58 |
|
|
61 |
|
|
62 |
/* Flags: */ |
/* Flags: */ |
63 |
#define PPC_NOFP 1 |
#define PPC_NOFP 1 |
64 |
|
#define PPC_601 2 |
65 |
|
#define PPC_603 4 |
66 |
|
#define PPC_NO_DEC 8 /* No DEC (decrementer) SPR */ |
67 |
|
|
68 |
/* TODO: Most of these just bogus */ |
/* TODO: Most of these just bogus */ |
69 |
|
|
70 |
#define PPC_CPU_TYPE_DEFS { \ |
#define PPC_CPU_TYPE_DEFS { \ |
71 |
{ "PPC405GP", 32, PPC_NOFP, 15, 2, 15, 2, 20, 1, 0 }, \ |
{ "PPC405GP", 0x40110000, 32, PPC_NOFP|PPC_NO_DEC, \ |
72 |
{ "PPC603e", 32, 0, 14, 4, 14, 4, 0, 0, 0 }, \ |
13,5,2, 13,5,2, 0,5,1, 0 }, \ |
73 |
{ "MPC7400", 32, 0, 15, 2, 15, 2, 19, 1, 1 }, \ |
{ "PPC601", 0, 32, PPC_601, 14,5,4, 14,5,4, 0,0,0, 0 },\ |
74 |
{ "PPC750", 32, 0, 15, 2, 15, 2, 20, 1, 0 }, \ |
{ "PPC603", 0x00030302, 32, PPC_603, 14,5,4, 14,5,4, 0,0,0, 0 },\ |
75 |
{ "G4e", 32, 0, 15, 8, 15, 8, 18, 8, 1 }, \ |
{ "PPC603e", 0x00060104, 32, PPC_603, 14,5,4, 14,5,4, 0,0,0, 0 },\ |
76 |
{ "PPC970", 64, 0, 16, 1, 15, 2, 19, 1, 1 }, \ |
{ "PPC604", 0x00040304, 32, 0, 15,5,4, 15,5,4, 0,0,0, 0 }, \ |
77 |
{ NULL, 0, 0, 0,0, 0,0, 0,0, 0 } \ |
{ "PPC620", 0x00140000, 64, 0, 15,5,4, 15,5,4, 0,0,0, 0 }, \ |
78 |
}; |
{ "MPC7400", 0x000c0000, 32, 0, 15,5,2, 15,5,2, 19,5,1, 1 }, \ |
79 |
|
{ "PPC750", 0x00084202, 32, 0, 15,5,2, 15,5,2, 20,5,1, 0 }, \ |
80 |
|
{ "G4e", 0, 32, 0, 15,5,8, 15,5,8, 18,5,8, 1 }, \ |
81 |
|
{ "PPC970", 0x00390000, 64, 0, 16,7,1, 15,7,2, 19,7,1, 1 }, \ |
82 |
|
{ NULL, 0, 0,0,0,0,0,0,0,0,0,0,0,0 } \ |
83 |
|
} |
84 |
|
|
85 |
#define PPC_NGPRS 32 |
#define PPC_NGPRS 32 |
86 |
#define PPC_NFPRS 32 |
#define PPC_NFPRS 32 |
87 |
|
#define PPC_N_TGPRS 4 |
88 |
|
|
89 |
|
#define PPC_N_IC_ARGS 3 |
90 |
|
#define PPC_INSTR_ALIGNMENT_SHIFT 2 |
91 |
|
#define PPC_IC_ENTRIES_SHIFT 10 |
92 |
|
#define PPC_IC_ENTRIES_PER_PAGE (1 << PPC_IC_ENTRIES_SHIFT) |
93 |
|
#define PPC_PC_TO_IC_ENTRY(a) (((a)>>PPC_INSTR_ALIGNMENT_SHIFT) \ |
94 |
|
& (PPC_IC_ENTRIES_PER_PAGE-1)) |
95 |
|
#define PPC_ADDR_TO_PAGENR(a) ((a) >> (PPC_IC_ENTRIES_SHIFT \ |
96 |
|
+ PPC_INSTR_ALIGNMENT_SHIFT)) |
97 |
|
|
98 |
|
DYNTRANS_MISC_DECLARATIONS(ppc,PPC,uint64_t) |
99 |
|
|
100 |
|
#define PPC_MAX_VPH_TLB_ENTRIES 128 |
101 |
|
|
102 |
|
|
103 |
struct ppc_cpu { |
struct ppc_cpu { |
104 |
struct ppc_cpu_type_def cpu_type; |
struct ppc_cpu_type_def cpu_type; |
105 |
|
|
|
int trace_tree_depth; |
|
|
|
|
106 |
uint64_t of_emul_addr; |
uint64_t of_emul_addr; |
|
uint64_t pc_last; |
|
107 |
|
|
108 |
int mode; /* MODE_PPC or MODE_POWER */ |
int mode; /* MODE_PPC or MODE_POWER */ |
109 |
int bits; /* 32 or 64 */ |
int bits; /* 32 or 64 */ |
110 |
|
|
111 |
|
int irq_asserted; /* External Interrupt flag */ |
112 |
|
int dec_intr_pending;/* Decrementer interrupt pending */ |
113 |
|
uint64_t zero; /* A zero register */ |
114 |
|
|
115 |
uint32_t cr; /* Condition Register */ |
uint32_t cr; /* Condition Register */ |
116 |
uint32_t fpscr; /* FP Status and Control Register */ |
uint32_t fpscr; /* FP Status and Control Register */ |
|
uint64_t lr; /* Link Register */ |
|
|
uint64_t ctr; /* Count Register */ |
|
117 |
uint64_t gpr[PPC_NGPRS]; /* General Purpose Registers */ |
uint64_t gpr[PPC_NGPRS]; /* General Purpose Registers */ |
|
uint64_t xer; /* FP Exception Register */ |
|
118 |
uint64_t fpr[PPC_NFPRS]; /* Floating-Point Registers */ |
uint64_t fpr[PPC_NFPRS]; /* Floating-Point Registers */ |
119 |
|
|
|
uint32_t tbl; /* Time Base Lower */ |
|
|
uint32_t tbu; /* Time Base Upper */ |
|
|
uint32_t dec; /* Decrementer */ |
|
|
uint32_t hdec; /* Hypervisor Decrementer */ |
|
|
uint64_t ssr0; /* Machine status save/restore |
|
|
register 0 */ |
|
|
uint64_t ssr1; /* Machine status save/restore |
|
|
register 1 */ |
|
120 |
uint64_t msr; /* Machine state register */ |
uint64_t msr; /* Machine state register */ |
121 |
uint64_t sprg0; /* Special Purpose Register G0 */ |
uint64_t tgpr[PPC_N_TGPRS];/*Temporary gpr 0..3 */ |
122 |
uint64_t sprg1; /* Special Purpose Register G1 */ |
|
123 |
uint64_t sprg2; /* Special Purpose Register G2 */ |
uint32_t sr[16]; /* Segment registers. */ |
124 |
uint64_t sprg3; /* Special Purpose Register G3 */ |
uint64_t spr[1024]; |
125 |
uint32_t pvr; /* Processor Version Register */ |
|
126 |
uint32_t pir; /* Processor ID */ |
uint64_t ll_addr; /* Load-linked / store-conditional */ |
127 |
|
int ll_bit; |
128 |
|
|
129 |
|
|
130 |
|
/* |
131 |
|
* Instruction translation cache and Virtual->Physical->Host |
132 |
|
* address translation: |
133 |
|
*/ |
134 |
|
DYNTRANS_ITC(ppc) |
135 |
|
VPH_TLBS(ppc,PPC) |
136 |
|
VPH32(ppc,PPC,uint64_t,uint8_t) |
137 |
|
VPH64(ppc,PPC,uint8_t) |
138 |
}; |
}; |
139 |
|
|
140 |
|
|
143 |
/* bits 62..61 are reserved */ |
/* bits 62..61 are reserved */ |
144 |
#define PPC_MSR_HV (1ULL << 60) /* Hypervisor */ |
#define PPC_MSR_HV (1ULL << 60) /* Hypervisor */ |
145 |
/* bits 59..17 are reserved */ |
/* bits 59..17 are reserved */ |
146 |
|
#define PPC_MSR_VEC (1 << 25) /* Altivec Enable */ |
147 |
|
#define PPC_MSR_TGPR (1 << 17) /* Temporary gpr0..3 */ |
148 |
#define PPC_MSR_ILE (1 << 16) /* Interrupt Little-Endian Mode */ |
#define PPC_MSR_ILE (1 << 16) /* Interrupt Little-Endian Mode */ |
149 |
#define PPC_MSR_EE (1 << 15) /* External Interrupt Enable */ |
#define PPC_MSR_EE (1 << 15) /* External Interrupt Enable */ |
150 |
#define PPC_MSR_PR (1 << 14) /* Problem State */ |
#define PPC_MSR_PR (1 << 14) /* Problem/Privilege State */ |
151 |
#define PPC_MSR_FP (1 << 13) /* Floating-Point Available */ |
#define PPC_MSR_FP (1 << 13) /* Floating-Point Available */ |
152 |
#define PPC_MSR_ME (1 << 12) /* Machine Check Interrupt Enable */ |
#define PPC_MSR_ME (1 << 12) /* Machine Check Interrupt Enable */ |
153 |
#define PPC_MSR_FE0 (1 << 11) /* Floating-Point Exception Mode 0 */ |
#define PPC_MSR_FE0 (1 << 11) /* Floating-Point Exception Mode 0 */ |
154 |
#define PPC_MSR_SE (1 << 10) /* Single-Step Trace Enable */ |
#define PPC_MSR_SE (1 << 10) /* Single-Step Trace Enable */ |
155 |
#define PPC_MSR_BE (1 << 9) /* Branch Trace Enable */ |
#define PPC_MSR_BE (1 << 9) /* Branch Trace Enable */ |
156 |
#define PPC_MSR_FE1 (1 << 8) /* Floating-Point Exception Mode 1 */ |
#define PPC_MSR_FE1 (1 << 8) /* Floating-Point Exception Mode 1 */ |
157 |
|
#define PPC_MSR_IP (1 << 6) /* Vector Table at 0xfff00000 */ |
158 |
#define PPC_MSR_IR (1 << 5) /* Instruction Relocate */ |
#define PPC_MSR_IR (1 << 5) /* Instruction Relocate */ |
159 |
#define PPC_MSR_DR (1 << 4) /* Data Relocate */ |
#define PPC_MSR_DR (1 << 4) /* Data Relocate */ |
160 |
#define PPC_MSR_PMM (1 << 2) /* Performance Monitor Mark */ |
#define PPC_MSR_PMM (1 << 2) /* Performance Monitor Mark */ |
161 |
#define PPC_MSR_RI (1 << 1) /* Recoverable Interrupt */ |
#define PPC_MSR_RI (1 << 1) /* Recoverable Interrupt */ |
162 |
#define PPC_MSR_LE (1) /* Little-Endian Mode */ |
#define PPC_MSR_LE (1) /* Little-Endian Mode */ |
163 |
|
|
164 |
|
/* Floating-point Status: */ |
165 |
|
#define PPC_FPSCR_FX (1 << 31) /* Exception summary */ |
166 |
|
#define PPC_FPSCR_FEX (1 << 30) /* Enabled Exception summary */ |
167 |
|
#define PPC_FPSCR_VX (1 << 29) /* Invalid Operation summary */ |
168 |
|
/* .. TODO */ |
169 |
|
#define PPC_FPSCR_VXNAN (1 << 24) |
170 |
|
/* .. TODO */ |
171 |
|
#define PPC_FPSCR_FPCC 0x0000f000 |
172 |
|
#define PPC_FPSCR_FPCC_SHIFT 12 |
173 |
|
#define PPC_FPSCR_FL (1 << 15) /* Less than */ |
174 |
|
#define PPC_FPSCR_FG (1 << 14) /* Greater than */ |
175 |
|
#define PPC_FPSCR_FE (1 << 13) /* Equal or Zero */ |
176 |
|
#define PPC_FPSCR_FU (1 << 12) /* Unordered or NaN */ |
177 |
|
|
178 |
|
/* Exceptions: */ |
179 |
|
#define PPC_EXCEPTION_DSI 0x3 /* Data Storage Interrupt */ |
180 |
|
#define PPC_EXCEPTION_ISI 0x4 /* Instruction Storage Interrupt */ |
181 |
|
#define PPC_EXCEPTION_EI 0x5 /* External interrupt */ |
182 |
|
#define PPC_EXCEPTION_FPU 0x8 /* Floating-Point unavailable */ |
183 |
|
#define PPC_EXCEPTION_DEC 0x9 /* Decrementer */ |
184 |
|
#define PPC_EXCEPTION_SC 0xc /* Syscall */ |
185 |
|
|
186 |
/* XER bits: */ |
/* XER bits: */ |
187 |
#define PPC_XER_SO (1 << 31) /* Summary Overflow */ |
#define PPC_XER_SO (1UL << 31) /* Summary Overflow */ |
188 |
#define PPC_XER_OV (1 << 30) /* Overflow */ |
#define PPC_XER_OV (1 << 30) /* Overflow */ |
189 |
#define PPC_XER_CA (1 << 29) /* Carry */ |
#define PPC_XER_CA (1 << 29) /* Carry */ |
190 |
|
|
191 |
|
|
192 |
/* cpu_ppc.c: */ |
/* cpu_ppc.c: */ |
193 |
struct cpu *ppc_cpu_new(struct memory *mem, struct machine *machine, |
void ppc_exception(struct cpu *cpu, int exception_nr); |
194 |
int cpu_id, char *cpu_type_name); |
void ppc_update_translation_table(struct cpu *cpu, uint64_t vaddr_page, |
195 |
void ppc_cpu_show_full_statistics(struct machine *m); |
unsigned char *host_page, int writeflag, uint64_t paddr_page); |
196 |
void ppc_cpu_register_match(struct machine *m, char *name, |
void ppc32_update_translation_table(struct cpu *cpu, uint64_t vaddr_page, |
197 |
int writeflag, uint64_t *valuep, int *match_register); |
unsigned char *host_page, int writeflag, uint64_t paddr_page); |
198 |
void ppc_cpu_register_dump(struct cpu *cpu, int gprs, int coprocs); |
void ppc_invalidate_translation_caches(struct cpu *cpu, uint64_t, int); |
199 |
int ppc_cpu_disassemble_instr(struct cpu *cpu, unsigned char *instr, |
void ppc32_invalidate_translation_caches(struct cpu *cpu, uint64_t, int); |
200 |
int running, uint64_t addr, int bintrans); |
void ppc_invalidate_code_translation(struct cpu *cpu, uint64_t, int); |
201 |
int ppc_cpu_interrupt(struct cpu *cpu, uint64_t irq_nr); |
void ppc32_invalidate_code_translation(struct cpu *cpu, uint64_t, int); |
|
int ppc_cpu_interrupt_ack(struct cpu *cpu, uint64_t irq_nr); |
|
|
int ppc_cpu_run(struct emul *emul, struct machine *machine); |
|
|
void ppc_cpu_dumpinfo(struct cpu *cpu); |
|
|
void ppc_cpu_list_available_types(void); |
|
202 |
int ppc_memory_rw(struct cpu *cpu, struct memory *mem, uint64_t vaddr, |
int ppc_memory_rw(struct cpu *cpu, struct memory *mem, uint64_t vaddr, |
203 |
unsigned char *data, size_t len, int writeflag, int cache_flags); |
unsigned char *data, size_t len, int writeflag, int cache_flags); |
204 |
int ppc_cpu_family_init(struct cpu_family *); |
int ppc_cpu_family_init(struct cpu_family *); |
205 |
|
|
206 |
|
/* memory_ppc.c: */ |
207 |
|
int ppc_translate_address(struct cpu *cpu, uint64_t vaddr, |
208 |
|
uint64_t *return_addr, int flags); |
209 |
|
|
210 |
#endif /* CPU_PPC_H */ |
#endif /* CPU_PPC_H */ |