1 |
#ifndef CPU_M68K_H |
2 |
#define CPU_M68K_H |
3 |
|
4 |
/* |
5 |
* Copyright (C) 2005-2007 Anders Gavare. All rights reserved. |
6 |
* |
7 |
* Redistribution and use in source and binary forms, with or without |
8 |
* modification, are permitted provided that the following conditions are met: |
9 |
* |
10 |
* 1. Redistributions of source code must retain the above copyright |
11 |
* notice, this list of conditions and the following disclaimer. |
12 |
* 2. Redistributions in binary form must reproduce the above copyright |
13 |
* notice, this list of conditions and the following disclaimer in the |
14 |
* documentation and/or other materials provided with the distribution. |
15 |
* 3. The name of the author may not be used to endorse or promote products |
16 |
* derived from this software without specific prior written permission. |
17 |
* |
18 |
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND |
19 |
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
20 |
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
21 |
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE |
22 |
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
23 |
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS |
24 |
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) |
25 |
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT |
26 |
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY |
27 |
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF |
28 |
* SUCH DAMAGE. |
29 |
* |
30 |
* |
31 |
* $Id: cpu_m68k.h,v 1.15 2006/12/30 13:31:00 debug Exp $ |
32 |
*/ |
33 |
|
34 |
#include "misc.h" |
35 |
|
36 |
|
37 |
/* M68K CPU types: */ |
38 |
struct m68k_cpu_type_def { |
39 |
char *name; |
40 |
int flags; |
41 |
}; |
42 |
|
43 |
#define M68K_CPU_TYPE_DEFS { \ |
44 |
{ "68000", 0 }, \ |
45 |
{ "68010", 0 }, \ |
46 |
{ "68020", 0 }, \ |
47 |
{ "68030", 0 }, \ |
48 |
{ "68040", 0 }, \ |
49 |
{ "68060", 0 }, \ |
50 |
{ NULL, 0 } } |
51 |
|
52 |
struct cpu_family; |
53 |
|
54 |
#define N_M68K_DREGS 8 |
55 |
#define N_M68K_AREGS 8 |
56 |
|
57 |
#define M68K_N_IC_ARGS 3 |
58 |
#define M68K_INSTR_ALIGNMENT_SHIFT 1 |
59 |
#define M68K_IC_ENTRIES_SHIFT 11 |
60 |
#define M68K_IC_ENTRIES_PER_PAGE (1 << M68K_IC_ENTRIES_SHIFT) |
61 |
#define M68K_PC_TO_IC_ENTRY(a) (((a)>>M68K_INSTR_ALIGNMENT_SHIFT) \ |
62 |
& (M68K_IC_ENTRIES_PER_PAGE-1)) |
63 |
#define M68K_ADDR_TO_PAGENR(a) ((a) >> (M68K_IC_ENTRIES_SHIFT \ |
64 |
+ M68K_INSTR_ALIGNMENT_SHIFT)) |
65 |
|
66 |
DYNTRANS_MISC_DECLARATIONS(m68k,M68K,uint32_t) |
67 |
|
68 |
#define M68K_MAX_VPH_TLB_ENTRIES 128 |
69 |
|
70 |
|
71 |
struct m68k_cpu { |
72 |
struct m68k_cpu_type_def cpu_type; |
73 |
|
74 |
/* |
75 |
* General Purpose Registers: |
76 |
*/ |
77 |
|
78 |
uint32_t d[N_M68K_DREGS]; |
79 |
uint32_t a[N_M68K_AREGS]; |
80 |
|
81 |
|
82 |
/* |
83 |
* Instruction translation cache and 32-bit virtual -> physical -> |
84 |
* host address translation: |
85 |
*/ |
86 |
DYNTRANS_ITC(m68k) |
87 |
VPH_TLBS(m68k,M68K) |
88 |
VPH32(m68k,M68K,uint32_t,uint8_t) |
89 |
}; |
90 |
|
91 |
|
92 |
/* cpu_m68k.c: */ |
93 |
int m68k_run_instr(struct cpu *cpu); |
94 |
void m68k_update_translation_table(struct cpu *cpu, uint64_t vaddr_page, |
95 |
unsigned char *host_page, int writeflag, uint64_t paddr_page); |
96 |
void m68k_invalidate_translation_caches(struct cpu *cpu, uint64_t, int); |
97 |
void m68k_invalidate_code_translation(struct cpu *cpu, uint64_t, int); |
98 |
int m68k_memory_rw(struct cpu *cpu, struct memory *mem, uint64_t vaddr, |
99 |
unsigned char *data, size_t len, int writeflag, int cache_flags); |
100 |
int m68k_cpu_family_init(struct cpu_family *); |
101 |
|
102 |
|
103 |
#endif /* CPU_M68K_H */ |