| 1 |
/* |
| 2 |
* Copyright (C) 2005-2007 Anders Gavare. All rights reserved. |
| 3 |
* |
| 4 |
* Redistribution and use in source and binary forms, with or without |
| 5 |
* modification, are permitted provided that the following conditions are met: |
| 6 |
* |
| 7 |
* 1. Redistributions of source code must retain the above copyright |
| 8 |
* notice, this list of conditions and the following disclaimer. |
| 9 |
* 2. Redistributions in binary form must reproduce the above copyright |
| 10 |
* notice, this list of conditions and the following disclaimer in the |
| 11 |
* documentation and/or other materials provided with the distribution. |
| 12 |
* 3. The name of the author may not be used to endorse or promote products |
| 13 |
* derived from this software without specific prior written permission. |
| 14 |
* |
| 15 |
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND |
| 16 |
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
| 17 |
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
| 18 |
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE |
| 19 |
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
| 20 |
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS |
| 21 |
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) |
| 22 |
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT |
| 23 |
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY |
| 24 |
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF |
| 25 |
* SUCH DAMAGE. |
| 26 |
* |
| 27 |
* |
| 28 |
* $Id: dev_pccmos.c,v 1.28 2007/02/10 14:04:51 debug Exp $ |
| 29 |
* |
| 30 |
* PC CMOS/RTC device (ISA ports 0x70 and 0x71). |
| 31 |
* |
| 32 |
* The main point of this device is to be a "PC style wrapper" for accessing |
| 33 |
* the MC146818 (the RTC). In most other respects, this device is bogus, and |
| 34 |
* just acts as a 256-byte RAM device. |
| 35 |
*/ |
| 36 |
|
| 37 |
#include <stdio.h> |
| 38 |
#include <stdlib.h> |
| 39 |
#include <string.h> |
| 40 |
|
| 41 |
#include "cpu.h" |
| 42 |
#include "device.h" |
| 43 |
#include "devices.h" |
| 44 |
#include "emul.h" |
| 45 |
#include "machine.h" |
| 46 |
#include "memory.h" |
| 47 |
#include "misc.h" |
| 48 |
|
| 49 |
|
| 50 |
#define DEV_PCCMOS_LENGTH 2 |
| 51 |
#define PCCMOS_MC146818_FAKE_ADDR 0x1d00000000ULL |
| 52 |
|
| 53 |
struct pccmos_data { |
| 54 |
unsigned char select; |
| 55 |
unsigned char ram[256]; |
| 56 |
}; |
| 57 |
|
| 58 |
|
| 59 |
DEVICE_ACCESS(pccmos) |
| 60 |
{ |
| 61 |
struct pccmos_data *d = (struct pccmos_data *) extra; |
| 62 |
uint64_t idata = 0, odata = 0; |
| 63 |
unsigned char b = 0; |
| 64 |
int r = 1; |
| 65 |
|
| 66 |
if (writeflag == MEM_WRITE) |
| 67 |
b = idata = memory_readmax64(cpu, data, len); |
| 68 |
|
| 69 |
/* |
| 70 |
* Accesses to CMOS register 0 .. 0xd are rerouted to the |
| 71 |
* RTC; all other access are treated as CMOS RAM read/writes. |
| 72 |
*/ |
| 73 |
|
| 74 |
if ((relative_addr & 1) == 0) { |
| 75 |
if (writeflag == MEM_WRITE) { |
| 76 |
d->select = idata; |
| 77 |
if (idata <= 0x0d) { |
| 78 |
r = cpu->memory_rw(cpu, cpu->mem, |
| 79 |
PCCMOS_MC146818_FAKE_ADDR, &b, 1, |
| 80 |
MEM_WRITE, PHYSICAL); |
| 81 |
} |
| 82 |
} else |
| 83 |
odata = d->select; |
| 84 |
} else { |
| 85 |
if (d->select <= 0x0d) { |
| 86 |
if (writeflag == MEM_WRITE) { |
| 87 |
r = cpu->memory_rw(cpu, cpu->mem, |
| 88 |
PCCMOS_MC146818_FAKE_ADDR + 1, &b, 1, |
| 89 |
MEM_WRITE, PHYSICAL); |
| 90 |
} else { |
| 91 |
r = cpu->memory_rw(cpu, cpu->mem, |
| 92 |
PCCMOS_MC146818_FAKE_ADDR + 1, &b, 1, |
| 93 |
MEM_READ, PHYSICAL); |
| 94 |
odata = b; |
| 95 |
} |
| 96 |
} else { |
| 97 |
if (writeflag == MEM_WRITE) |
| 98 |
d->ram[d->select] = idata; |
| 99 |
else |
| 100 |
odata = d->ram[d->select]; |
| 101 |
} |
| 102 |
} |
| 103 |
|
| 104 |
if (r == 0) |
| 105 |
fatal("[ pccmos: memory_rw() error! ]\n"); |
| 106 |
|
| 107 |
if (writeflag == MEM_READ) |
| 108 |
memory_writemax64(cpu, data, len, odata); |
| 109 |
|
| 110 |
return 1; |
| 111 |
} |
| 112 |
|
| 113 |
|
| 114 |
DEVINIT(pccmos) |
| 115 |
{ |
| 116 |
struct pccmos_data *d = malloc(sizeof(struct pccmos_data)); |
| 117 |
int type = MC146818_PC_CMOS, len = DEV_PCCMOS_LENGTH; |
| 118 |
|
| 119 |
if (d == NULL) { |
| 120 |
fprintf(stderr, "out of memory\n"); |
| 121 |
exit(1); |
| 122 |
} |
| 123 |
memset(d, 0, sizeof(struct pccmos_data)); |
| 124 |
|
| 125 |
switch (devinit->machine->machine_type) { |
| 126 |
case MACHINE_CATS: |
| 127 |
case MACHINE_NETWINDER: |
| 128 |
type = MC146818_CATS; |
| 129 |
d->ram[0x48] = 20; /* century */ |
| 130 |
len = DEV_PCCMOS_LENGTH * 2; |
| 131 |
break; |
| 132 |
case MACHINE_ALGOR: |
| 133 |
type = MC146818_ALGOR; |
| 134 |
break; |
| 135 |
case MACHINE_ARC: |
| 136 |
fatal("\nARC pccmos: TODO\n\n"); |
| 137 |
type = MC146818_ALGOR; |
| 138 |
break; |
| 139 |
case MACHINE_EVBMIPS: |
| 140 |
/* Malta etc. */ |
| 141 |
type = MC146818_ALGOR; |
| 142 |
break; |
| 143 |
case MACHINE_QEMU_MIPS: |
| 144 |
case MACHINE_COBALT: |
| 145 |
case MACHINE_BEBOX: |
| 146 |
case MACHINE_PREP: |
| 147 |
case MACHINE_MVMEPPC: |
| 148 |
case MACHINE_SHARK: |
| 149 |
case MACHINE_IYONIX: |
| 150 |
case MACHINE_ALPHA: |
| 151 |
break; |
| 152 |
default:fatal("devinit_pccmos(): unimplemented machine type" |
| 153 |
" %i\n", devinit->machine->machine_type); |
| 154 |
exit(1); |
| 155 |
} |
| 156 |
|
| 157 |
memory_device_register(devinit->machine->memory, devinit->name, |
| 158 |
devinit->addr, len, dev_pccmos_access, (void *)d, |
| 159 |
DM_DEFAULT, NULL); |
| 160 |
|
| 161 |
dev_mc146818_init(devinit->machine, devinit->machine->memory, |
| 162 |
PCCMOS_MC146818_FAKE_ADDR, devinit->interrupt_path, type, 1); |
| 163 |
|
| 164 |
return 1; |
| 165 |
} |
| 166 |
|
Parent Directory
| 
Revision Log