| 1 |
/* |
| 2 |
* Copyright (C) 2005 Anders Gavare. All rights reserved. |
| 3 |
* |
| 4 |
* Redistribution and use in source and binary forms, with or without |
| 5 |
* modification, are permitted provided that the following conditions are met: |
| 6 |
* |
| 7 |
* 1. Redistributions of source code must retain the above copyright |
| 8 |
* notice, this list of conditions and the following disclaimer. |
| 9 |
* 2. Redistributions in binary form must reproduce the above copyright |
| 10 |
* notice, this list of conditions and the following disclaimer in the |
| 11 |
* documentation and/or other materials provided with the distribution. |
| 12 |
* 3. The name of the author may not be used to endorse or promote products |
| 13 |
* derived from this software without specific prior written permission. |
| 14 |
* |
| 15 |
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND |
| 16 |
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
| 17 |
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
| 18 |
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE |
| 19 |
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
| 20 |
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS |
| 21 |
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) |
| 22 |
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT |
| 23 |
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY |
| 24 |
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF |
| 25 |
* SUCH DAMAGE. |
| 26 |
* |
| 27 |
* |
| 28 |
* $Id: dev_bebox.c,v 1.7 2005/11/16 21:15:18 debug Exp $ |
| 29 |
* |
| 30 |
* Emulation of BeBox motherboard registers. See the following URL for more |
| 31 |
* information: |
| 32 |
* |
| 33 |
* http://www.bebox.nu/history.php?s=history/benews/benews27 |
| 34 |
*/ |
| 35 |
|
| 36 |
#include <stdio.h> |
| 37 |
#include <stdlib.h> |
| 38 |
#include <string.h> |
| 39 |
|
| 40 |
#include "cpu.h" |
| 41 |
#include "device.h" |
| 42 |
#include "devices.h" |
| 43 |
#include "machine.h" |
| 44 |
#include "memory.h" |
| 45 |
#include "misc.h" |
| 46 |
|
| 47 |
|
| 48 |
/* |
| 49 |
* check_cpu_masks(): |
| 50 |
* |
| 51 |
* BeBox interrupt enable bits are not allowed to be present in |
| 52 |
* both CPUs at the same time. |
| 53 |
*/ |
| 54 |
static void check_cpu_masks(struct cpu *cpu, struct bebox_data *d) |
| 55 |
{ |
| 56 |
d->cpu0_int_mask &= 0x7fffffff; |
| 57 |
d->cpu1_int_mask &= 0x7fffffff; |
| 58 |
if ((d->cpu0_int_mask | d->cpu1_int_mask) != |
| 59 |
(d->cpu0_int_mask ^ d->cpu1_int_mask)) |
| 60 |
fatal("check_cpu_masks(): BeBox cpu int masks" |
| 61 |
" collide!\n"); |
| 62 |
} |
| 63 |
|
| 64 |
|
| 65 |
/* |
| 66 |
* dev_bebox_access(): |
| 67 |
*/ |
| 68 |
int dev_bebox_access(struct cpu *cpu, struct memory *mem, |
| 69 |
uint64_t relative_addr, unsigned char *data, size_t len, int writeflag, |
| 70 |
void *extra) |
| 71 |
{ |
| 72 |
struct bebox_data *d = extra; |
| 73 |
uint64_t idata = 0, odata = 0; |
| 74 |
|
| 75 |
if (writeflag == MEM_WRITE) |
| 76 |
idata = memory_readmax64(cpu, data, len); |
| 77 |
|
| 78 |
switch (relative_addr) { |
| 79 |
|
| 80 |
case 0x0f0: |
| 81 |
if (writeflag == MEM_READ) |
| 82 |
odata = d->cpu0_int_mask; |
| 83 |
else { |
| 84 |
if (idata & 0x80000000) |
| 85 |
d->cpu0_int_mask |= idata; |
| 86 |
else |
| 87 |
d->cpu0_int_mask &= ~idata; |
| 88 |
check_cpu_masks(cpu, d); |
| 89 |
} |
| 90 |
break; |
| 91 |
|
| 92 |
case 0x1f0: |
| 93 |
if (writeflag == MEM_READ) |
| 94 |
odata = d->cpu1_int_mask; |
| 95 |
else { |
| 96 |
if (idata & 0x80000000) |
| 97 |
d->cpu1_int_mask |= idata; |
| 98 |
else |
| 99 |
d->cpu1_int_mask &= ~idata; |
| 100 |
check_cpu_masks(cpu, d); |
| 101 |
} |
| 102 |
break; |
| 103 |
|
| 104 |
case 0x2f0: |
| 105 |
if (writeflag == MEM_READ) |
| 106 |
odata = d->int_status; |
| 107 |
else { |
| 108 |
if (idata & 0x80000000) |
| 109 |
d->int_status |= idata; |
| 110 |
else |
| 111 |
d->int_status &= ~idata; |
| 112 |
d->int_status &= 0x7fffffff; |
| 113 |
} |
| 114 |
break; |
| 115 |
|
| 116 |
case 0x3f0: |
| 117 |
if (writeflag == MEM_READ) { |
| 118 |
odata = d->xpi; |
| 119 |
|
| 120 |
/* Bit 6 (counted from the left) is cpuid: */ |
| 121 |
odata &= ~0x02000000; |
| 122 |
if (cpu->cpu_id == 1) |
| 123 |
odata |= 0x02000000; |
| 124 |
} else { |
| 125 |
fatal("[ bebox: unimplemented write to 0x3f0:" |
| 126 |
" 0x%08x ]\n", (int)idata); |
| 127 |
} |
| 128 |
break; |
| 129 |
default: |
| 130 |
if (writeflag==MEM_READ) { |
| 131 |
fatal("[ bebox: unimplemented read from 0x%08lx ]\n", |
| 132 |
(long)relative_addr); |
| 133 |
} else { |
| 134 |
fatal("[ bebox: unimplemented write to 0x%08lx: 0x" |
| 135 |
"%08x ]\n", (long)relative_addr, (int)idata); |
| 136 |
} |
| 137 |
} |
| 138 |
|
| 139 |
if (writeflag == MEM_READ) |
| 140 |
memory_writemax64(cpu, data, len, odata); |
| 141 |
|
| 142 |
return 1; |
| 143 |
} |
| 144 |
|
| 145 |
|
| 146 |
/* |
| 147 |
* devinit_bebox(): |
| 148 |
*/ |
| 149 |
int devinit_bebox(struct devinit *devinit) |
| 150 |
{ |
| 151 |
struct bebox_data *d; |
| 152 |
|
| 153 |
d = malloc(sizeof(struct bebox_data)); |
| 154 |
if (d == NULL) { |
| 155 |
fprintf(stderr, "out of memory\n"); |
| 156 |
exit(1); |
| 157 |
} |
| 158 |
memset(d, 0, sizeof(struct bebox_data)); |
| 159 |
|
| 160 |
memory_device_register(devinit->machine->memory, devinit->name, |
| 161 |
0x7ffff000, 0x500, dev_bebox_access, d, DM_DEFAULT, NULL); |
| 162 |
|
| 163 |
devinit->return_ptr = d; |
| 164 |
|
| 165 |
return 1; |
| 166 |
} |
| 167 |
|
Parent Directory
| 
Revision Log