1 |
/* |
2 |
* Copyright (C) 2005 Anders Gavare. All rights reserved. |
3 |
* |
4 |
* Redistribution and use in source and binary forms, with or without |
5 |
* modification, are permitted provided that the following conditions are met: |
6 |
* |
7 |
* 1. Redistributions of source code must retain the above copyright |
8 |
* notice, this list of conditions and the following disclaimer. |
9 |
* 2. Redistributions in binary form must reproduce the above copyright |
10 |
* notice, this list of conditions and the following disclaimer in the |
11 |
* documentation and/or other materials provided with the distribution. |
12 |
* 3. The name of the author may not be used to endorse or promote products |
13 |
* derived from this software without specific prior written permission. |
14 |
* |
15 |
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND |
16 |
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
17 |
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
18 |
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE |
19 |
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
20 |
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS |
21 |
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) |
22 |
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT |
23 |
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY |
24 |
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF |
25 |
* SUCH DAMAGE. |
26 |
* |
27 |
* |
28 |
* $Id: cpu_x86_instr.c,v 1.2 2005/11/06 22:41:12 debug Exp $ |
29 |
* |
30 |
* x86/amd64 instructions. |
31 |
* |
32 |
* Individual functions should keep track of cpu->n_translated_instrs. |
33 |
* (n_translated_instrs is automatically increased by 1 for each function |
34 |
* call. If no instruction was executed, then it should be decreased. If, say, |
35 |
* 4 instructions were combined into one function and executed, then it should |
36 |
* be increased by 3.) |
37 |
*/ |
38 |
|
39 |
|
40 |
/* |
41 |
* nop: Do nothing. |
42 |
*/ |
43 |
X(nop) |
44 |
{ |
45 |
} |
46 |
|
47 |
|
48 |
/*****************************************************************************/ |
49 |
|
50 |
|
51 |
X(end_of_page) |
52 |
{ |
53 |
/* Update the PC: (offset 0, but on the next page) */ |
54 |
cpu->pc &= ~(X86_IC_ENTRIES_PER_PAGE-1); |
55 |
cpu->pc += X86_IC_ENTRIES_PER_PAGE; |
56 |
|
57 |
/* Find the new physical page and update the translation pointers: */ |
58 |
x86_pc_to_pointers(cpu); |
59 |
|
60 |
/* end_of_page doesn't count as an executed instruction: */ |
61 |
cpu->n_translated_instrs --; |
62 |
} |
63 |
|
64 |
|
65 |
/*****************************************************************************/ |
66 |
|
67 |
|
68 |
/* |
69 |
* x86_instr_to_be_translated(): |
70 |
* |
71 |
* Translate an instruction word into an x86_instr_call. ic is filled in with |
72 |
* valid data for the translated instruction, or a "nothing" instruction if |
73 |
* there was a translation failure. The newly translated instruction is then |
74 |
* executed. |
75 |
*/ |
76 |
X(to_be_translated) |
77 |
{ |
78 |
uint64_t addr, low_pc; |
79 |
unsigned char *page; |
80 |
int main_opcode; |
81 |
unsigned char ib[17]; |
82 |
void (*samepage_function)(struct cpu *, struct x86_instr_call *); |
83 |
|
84 |
/* Figure out the (virtual) address of the instruction: */ |
85 |
low_pc = ((size_t)ic - (size_t)cpu->cd.x86.cur_ic_page) |
86 |
/ sizeof(struct x86_instr_call); |
87 |
addr = cpu->pc & ~(X86_IC_ENTRIES_PER_PAGE-1); |
88 |
addr += low_pc; |
89 |
cpu->pc = addr; |
90 |
|
91 |
if (!cpu->cd.x86.descr_cache[X86_S_CS].valid) { |
92 |
fatal("x86_cpu_run_instr(): Invalid CS descriptor?\n"); |
93 |
exit(1); |
94 |
} |
95 |
|
96 |
cpu->cd.x86.cursegment = X86_S_CS; |
97 |
cpu->cd.x86.seg_override = 0; |
98 |
|
99 |
/* Read the instruction word from memory: */ |
100 |
page = cpu->cd.x86.host_load[addr >> 12]; |
101 |
|
102 |
if (page != NULL) { |
103 |
/* fatal("TRANSLATION HIT!\n"); */ |
104 |
ib[0] = page[addr & 0xfff]; |
105 |
} else { |
106 |
/* fatal("TRANSLATION MISS!\n"); */ |
107 |
if (!cpu->memory_rw(cpu, cpu->mem, addr, &ib[0], |
108 |
1, MEM_READ, CACHE_INSTRUCTION)) { |
109 |
fatal("to_be_translated(): read failed: TODO\n"); |
110 |
goto bad; |
111 |
} |
112 |
} |
113 |
|
114 |
fatal("X86: ib[0] = 0x%02x\n", ib[0]); |
115 |
|
116 |
|
117 |
#define DYNTRANS_TO_BE_TRANSLATED_HEAD |
118 |
#include "cpu_dyntrans.c" |
119 |
#undef DYNTRANS_TO_BE_TRANSLATED_HEAD |
120 |
|
121 |
|
122 |
/* |
123 |
* Translate the instruction: |
124 |
*/ |
125 |
|
126 |
|
127 |
/* TODO */ |
128 |
|
129 |
|
130 |
main_opcode = ib[0]; |
131 |
|
132 |
switch (main_opcode) { |
133 |
|
134 |
default:goto bad; |
135 |
} |
136 |
|
137 |
|
138 |
#define DYNTRANS_TO_BE_TRANSLATED_TAIL |
139 |
#include "cpu_dyntrans.c" |
140 |
#undef DYNTRANS_TO_BE_TRANSLATED_TAIL |
141 |
} |
142 |
|