/[gxemul]/upstream/0.3.6/src/cpus/cpu_ia64.c
This is repository of my old source code which isn't updated any more. Go to git.rot13.org for current projects!
ViewVC logotype

Contents of /upstream/0.3.6/src/cpus/cpu_ia64.c

Parent Directory Parent Directory | Revision Log Revision Log


Revision 15 - (show annotations)
Mon Oct 8 16:18:56 2007 UTC (16 years, 7 months ago) by dpavlin
File MIME type: text/plain
File size: 6222 byte(s)
0.3.6
1 /*
2 * Copyright (C) 2005 Anders Gavare. All rights reserved.
3 *
4 * Redistribution and use in source and binary forms, with or without
5 * modification, are permitted provided that the following conditions are met:
6 *
7 * 1. Redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer.
9 * 2. Redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution.
12 * 3. The name of the author may not be used to endorse or promote products
13 * derived from this software without specific prior written permission.
14 *
15 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
16 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
17 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
18 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
19 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
20 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
21 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
22 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
23 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
24 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
25 * SUCH DAMAGE.
26 *
27 *
28 * $Id: cpu_ia64.c,v 1.1 2005/08/29 14:36:41 debug Exp $
29 *
30 * IA64 CPU emulation.
31 *
32 * TODO: Everything.
33 */
34
35 #include <stdio.h>
36 #include <stdlib.h>
37 #include <string.h>
38 #include <ctype.h>
39
40 #include "cpu.h"
41 #include "machine.h"
42 #include "memory.h"
43 #include "misc.h"
44 #include "symbol.h"
45
46 #include "tmp_ia64_head.c"
47
48
49 /*
50 * ia64_cpu_new():
51 *
52 * Create a new IA64 CPU object by filling the CPU struct.
53 * Return 1 on success, 0 if cpu_type_name isn't a valid IA64 processor.
54 */
55 int ia64_cpu_new(struct cpu *cpu, struct memory *mem,
56 struct machine *machine, int cpu_id, char *cpu_type_name)
57 {
58 int i;
59
60 if (strcasecmp(cpu_type_name, "IA64") != 0)
61 return 0;
62
63 cpu->memory_rw = ia64_memory_rw;
64 cpu->update_translation_table = ia64_update_translation_table;
65 cpu->invalidate_translation_caches_paddr =
66 ia64_invalidate_translation_caches_paddr;
67 cpu->invalidate_code_translation = ia64_invalidate_code_translation;
68 cpu->is_32bit = 0;
69
70 /* Only show name and caches etc for CPU nr 0: */
71 if (cpu_id == 0) {
72 debug("%s", cpu->name);
73 }
74
75 /* Create the default virtual->physical->host translation: */
76 cpu->cd.ia64.vph_default_page = malloc(sizeof(struct ia64_vph_page));
77 if (cpu->cd.ia64.vph_default_page == NULL) {
78 fprintf(stderr, "out of memory in ia64_cpu_new()\n");
79 exit(1);
80 }
81 memset(cpu->cd.ia64.vph_default_page, 0, sizeof(struct ia64_vph_page));
82 for (i=0; i<IA64_LEVEL0; i++)
83 cpu->cd.ia64.vph_table0[i] = cpu->cd.ia64.vph_table0_kernel[i]
84 = cpu->cd.ia64.vph_default_page;
85
86 return 1;
87 }
88
89
90 /*
91 * ia64_cpu_dumpinfo():
92 */
93 void ia64_cpu_dumpinfo(struct cpu *cpu)
94 {
95 /* TODO */
96 debug("\n");
97 }
98
99
100 /*
101 * ia64_cpu_list_available_types():
102 *
103 * Print a list of available IA64 CPU types.
104 */
105 void ia64_cpu_list_available_types(void)
106 {
107 /* TODO */
108
109 debug("IA64\n");
110 }
111
112
113 /*
114 * ia64_cpu_register_match():
115 */
116 void ia64_cpu_register_match(struct machine *m, char *name,
117 int writeflag, uint64_t *valuep, int *match_register)
118 {
119 int cpunr = 0;
120
121 /* CPU number: */
122
123 /* TODO */
124
125 if (strcasecmp(name, "pc") == 0) {
126 if (writeflag) {
127 m->cpus[cpunr]->pc = *valuep;
128 } else
129 *valuep = m->cpus[cpunr]->pc;
130 *match_register = 1;
131 }
132
133 /* TODO */
134 }
135
136
137 /*
138 * ia64_cpu_register_dump():
139 *
140 * Dump cpu registers in a relatively readable format.
141 *
142 * gprs: set to non-zero to dump GPRs and some special-purpose registers.
143 * coprocs: set bit 0..3 to dump registers in coproc 0..3.
144 */
145 void ia64_cpu_register_dump(struct cpu *cpu, int gprs, int coprocs)
146 {
147 char *symbol;
148 uint64_t offset;
149 int x = cpu->cpu_id;
150
151 if (gprs) {
152 symbol = get_symbol_name(&cpu->machine->symbol_context,
153 cpu->pc, &offset);
154 debug("cpu%i:\t pc = 0x%016llx", x, (long long)cpu->pc);
155 debug(" <%s>\n", symbol != NULL? symbol : " no symbol ");
156
157 /* TODO */
158 }
159 }
160
161
162 /*
163 * ia64_cpu_show_full_statistics():
164 *
165 * Show detailed statistics on opcode usage on each cpu.
166 */
167 void ia64_cpu_show_full_statistics(struct machine *m)
168 {
169 fatal("ia64_cpu_show_full_statistics(): TODO\n");
170 }
171
172
173 /*
174 * ia64_cpu_tlbdump():
175 *
176 * Called from the debugger to dump the TLB in a readable format.
177 * x is the cpu number to dump, or -1 to dump all CPUs.
178 *
179 * If rawflag is nonzero, then the TLB contents isn't formated nicely,
180 * just dumped.
181 */
182 void ia64_cpu_tlbdump(struct machine *m, int x, int rawflag)
183 {
184 fatal("ia64_cpu_tlbdump(): TODO\n");
185 }
186
187
188 /*
189 * ia64_cpu_interrupt():
190 */
191 int ia64_cpu_interrupt(struct cpu *cpu, uint64_t irq_nr)
192 {
193 fatal("ia64_cpu_interrupt(): TODO\n");
194 return 0;
195 }
196
197
198 /*
199 * ia64_cpu_interrupt_ack():
200 */
201 int ia64_cpu_interrupt_ack(struct cpu *cpu, uint64_t irq_nr)
202 {
203 /* fatal("ia64_cpu_interrupt_ack(): TODO\n"); */
204 return 0;
205 }
206
207
208 /*
209 * ia64_cpu_disassemble_instr():
210 *
211 * Convert an instruction word into human readable format, for instruction
212 * tracing.
213 *
214 * If running is 1, cpu->pc should be the address of the instruction.
215 *
216 * If running is 0, things that depend on the runtime environment (eg.
217 * register contents) will not be shown, and addr will be used instead of
218 * cpu->pc for relative addresses.
219 */
220 int ia64_cpu_disassemble_instr(struct cpu *cpu, unsigned char *ib,
221 int running, uint64_t dumpaddr, int bintrans)
222 {
223 uint64_t offset;
224 char *symbol;
225
226 if (running)
227 dumpaddr = cpu->pc;
228
229 symbol = get_symbol_name(&cpu->machine->symbol_context,
230 dumpaddr, &offset);
231 if (symbol != NULL && offset == 0)
232 debug("<%s>\n", symbol);
233
234 if (cpu->machine->ncpus > 1 && running)
235 debug("cpu%i:\t", cpu->cpu_id);
236
237 debug("%016llx: ", (long long)dumpaddr);
238
239 debug("TODO\n");
240
241 /* iw = ib[0] + (ib[1]<<8) + (ib[2]<<16) + (ib[3]<<24); */
242
243 return 16;
244 }
245
246
247 #include "tmp_ia64_tail.c"
248

  ViewVC Help
Powered by ViewVC 1.1.26