1 |
/* |
2 |
* Copyright (C) 2004-2005 Anders Gavare. All rights reserved. |
3 |
* |
4 |
* Redistribution and use in source and binary forms, with or without |
5 |
* modification, are permitted provided that the following conditions are met: |
6 |
* |
7 |
* 1. Redistributions of source code must retain the above copyright |
8 |
* notice, this list of conditions and the following disclaimer. |
9 |
* 2. Redistributions in binary form must reproduce the above copyright |
10 |
* notice, this list of conditions and the following disclaimer in the |
11 |
* documentation and/or other materials provided with the distribution. |
12 |
* 3. The name of the author may not be used to endorse or promote products |
13 |
* derived from this software without specific prior written permission. |
14 |
* |
15 |
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND |
16 |
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
17 |
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
18 |
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE |
19 |
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
20 |
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS |
21 |
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) |
22 |
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT |
23 |
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY |
24 |
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF |
25 |
* SUCH DAMAGE. |
26 |
* |
27 |
* |
28 |
* $Id: dev_ps2_spd.c,v 1.10 2005/04/11 20:44:39 debug Exp $ |
29 |
* |
30 |
* Playstation 2 "SPD" harddisk controller. |
31 |
* |
32 |
* TODO |
33 |
*/ |
34 |
|
35 |
#include <stdio.h> |
36 |
#include <stdlib.h> |
37 |
#include <string.h> |
38 |
|
39 |
#include "cpu.h" |
40 |
#include "memory.h" |
41 |
#include "misc.h" |
42 |
#include "devices.h" |
43 |
|
44 |
|
45 |
struct ps2_spd_data { |
46 |
uint64_t wdcaddr; |
47 |
}; |
48 |
|
49 |
|
50 |
/* |
51 |
* dev_ps2_spd_access(): |
52 |
*/ |
53 |
int dev_ps2_spd_access(struct cpu *cpu, struct memory *mem, |
54 |
uint64_t relative_addr, unsigned char *data, size_t len, |
55 |
int writeflag, void *extra) |
56 |
{ |
57 |
struct ps2_spd_data *d = extra; |
58 |
uint64_t idata = 0, odata = 0; |
59 |
|
60 |
idata = memory_readmax64(cpu, data, len); |
61 |
|
62 |
switch (relative_addr) { |
63 |
case 0x40: |
64 |
case 0x42: |
65 |
case 0x44: |
66 |
case 0x46: |
67 |
case 0x48: |
68 |
case 0x4a: |
69 |
case 0x4c: |
70 |
case 0x4e: |
71 |
debug("[ ps2_spd: wdc access ]\n"); |
72 |
cpu->memory_rw(cpu, mem, (relative_addr - 0x40) / 2 + |
73 |
d->wdcaddr, data, len, writeflag, PHYSICAL); |
74 |
return 1; |
75 |
case 0x5c: /* aux control */ |
76 |
debug("[ ps2_spd: wdc access (2) ]\n"); |
77 |
cpu->memory_rw(cpu, mem, d->wdcaddr + 0x206, data, len, |
78 |
writeflag, PHYSICAL); |
79 |
return 1; |
80 |
default: |
81 |
if (writeflag==MEM_READ) { |
82 |
debug("[ ps2_spd: read from addr 0x%x: 0x%llx ]\n", |
83 |
(int)relative_addr, (long long)odata); |
84 |
} else { |
85 |
debug("[ ps2_spd: write to addr 0x%x: 0x%llx ]\n", |
86 |
(int)relative_addr, (long long)idata); |
87 |
} |
88 |
} |
89 |
|
90 |
if (writeflag == MEM_READ) |
91 |
memory_writemax64(cpu, data, len, odata); |
92 |
|
93 |
return 1; |
94 |
} |
95 |
|
96 |
|
97 |
/* |
98 |
* dev_ps2_spd_init(): |
99 |
*/ |
100 |
void dev_ps2_spd_init(struct machine *machine, struct memory *mem, |
101 |
uint64_t baseaddr) |
102 |
{ |
103 |
struct ps2_spd_data *d; |
104 |
|
105 |
d = malloc(sizeof(struct ps2_spd_data)); |
106 |
if (d == NULL) { |
107 |
fprintf(stderr, "out of memory\n"); |
108 |
exit(1); |
109 |
} |
110 |
memset(d, 0, sizeof(struct ps2_spd_data)); |
111 |
d->wdcaddr = baseaddr + DEV_PS2_SPD_LENGTH; |
112 |
|
113 |
memory_device_register(mem, "ps2_spd", baseaddr, DEV_PS2_SPD_LENGTH, |
114 |
dev_ps2_spd_access, d, MEM_DEFAULT, NULL); |
115 |
|
116 |
/* Register a generic wdc device at a bogus address: */ |
117 |
/* (irq 32 + 0 means SBUS/PCMCIA) */ |
118 |
dev_wdc_init(machine, mem, d->wdcaddr, 8 + 32 + 0, 0); |
119 |
} |
120 |
|