1 |
/* |
2 |
* Copyright (C) 2005-2006 Anders Gavare. All rights reserved. |
3 |
* |
4 |
* Redistribution and use in source and binary forms, with or without |
5 |
* modification, are permitted provided that the following conditions are met: |
6 |
* |
7 |
* 1. Redistributions of source code must retain the above copyright |
8 |
* notice, this list of conditions and the following disclaimer. |
9 |
* 2. Redistributions in binary form must reproduce the above copyright |
10 |
* notice, this list of conditions and the following disclaimer in the |
11 |
* documentation and/or other materials provided with the distribution. |
12 |
* 3. The name of the author may not be used to endorse or promote products |
13 |
* derived from this software without specific prior written permission. |
14 |
* |
15 |
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND |
16 |
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
17 |
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
18 |
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE |
19 |
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
20 |
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS |
21 |
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) |
22 |
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT |
23 |
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY |
24 |
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF |
25 |
* SUCH DAMAGE. |
26 |
* |
27 |
* |
28 |
* $Id: machine_test.c,v 1.22 2006/10/25 09:24:06 debug Exp $ |
29 |
* |
30 |
* Various "test" machines (bare machines with just a CPU, or a bare machine |
31 |
* plus some experimental devices). |
32 |
*/ |
33 |
|
34 |
#include <stdio.h> |
35 |
#include <string.h> |
36 |
|
37 |
#include "cpu.h" |
38 |
#include "device.h" |
39 |
#include "devices.h" |
40 |
#include "machine.h" |
41 |
#include "memory.h" |
42 |
#include "misc.h" |
43 |
|
44 |
#include "testmachine/dev_cons.h" |
45 |
#include "testmachine/dev_disk.h" |
46 |
#include "testmachine/dev_ether.h" |
47 |
#include "testmachine/dev_fb.h" |
48 |
#include "testmachine/dev_mp.h" |
49 |
#include "testmachine/dev_rtc.h" |
50 |
|
51 |
|
52 |
static void default_test(struct machine *machine, struct cpu *cpu) |
53 |
{ |
54 |
char tmpstr[1000]; |
55 |
|
56 |
snprintf(tmpstr, sizeof(tmpstr), "cons addr=0x%"PRIx64" irq=0", |
57 |
(uint64_t) DEV_CONS_ADDRESS); |
58 |
machine->main_console_handle = (size_t)device_add(machine, tmpstr); |
59 |
|
60 |
snprintf(tmpstr, sizeof(tmpstr), "mp addr=0x%"PRIx64, |
61 |
(uint64_t) DEV_MP_ADDRESS); |
62 |
device_add(machine, tmpstr); |
63 |
|
64 |
snprintf(tmpstr, sizeof(tmpstr), "fbctrl addr=0x%"PRIx64, |
65 |
(uint64_t) DEV_FBCTRL_ADDRESS); |
66 |
device_add(machine, tmpstr); |
67 |
|
68 |
snprintf(tmpstr, sizeof(tmpstr), "disk addr=0x%"PRIx64, |
69 |
(uint64_t) DEV_DISK_ADDRESS); |
70 |
device_add(machine, tmpstr); |
71 |
|
72 |
snprintf(tmpstr, sizeof(tmpstr), "ether addr=0x%"PRIx64" irq=0", |
73 |
(uint64_t) DEV_ETHER_ADDRESS); |
74 |
device_add(machine, tmpstr); |
75 |
|
76 |
snprintf(tmpstr, sizeof(tmpstr), "rtc addr=0x%"PRIx64" irq=0", |
77 |
(uint64_t) DEV_RTC_ADDRESS); |
78 |
device_add(machine, tmpstr); |
79 |
} |
80 |
|
81 |
|
82 |
MACHINE_SETUP(barealpha) |
83 |
{ |
84 |
machine->machine_name = "Generic \"bare\" Alpha machine"; |
85 |
machine->stable = 1; |
86 |
} |
87 |
|
88 |
|
89 |
MACHINE_SETUP(testalpha) |
90 |
{ |
91 |
machine->machine_name = "Alpha test machine"; |
92 |
machine->stable = 1; |
93 |
|
94 |
/* TODO: interrupt for Alpha? */ |
95 |
|
96 |
default_test(machine, cpu); |
97 |
} |
98 |
|
99 |
|
100 |
MACHINE_DEFAULT_CPU(barealpha) |
101 |
{ |
102 |
machine->cpu_name = strdup("21264"); |
103 |
} |
104 |
|
105 |
|
106 |
MACHINE_DEFAULT_CPU(testalpha) |
107 |
{ |
108 |
machine->cpu_name = strdup("21264"); |
109 |
} |
110 |
|
111 |
|
112 |
MACHINE_REGISTER(barealpha) |
113 |
{ |
114 |
MR_DEFAULT(barealpha, "Generic \"bare\" Alpha machine", |
115 |
ARCH_ALPHA, MACHINE_BAREALPHA); |
116 |
|
117 |
machine_entry_add_alias(me, "barealpha"); |
118 |
} |
119 |
|
120 |
|
121 |
MACHINE_REGISTER(testalpha) |
122 |
{ |
123 |
MR_DEFAULT(testalpha, "Test-machine for Alpha", |
124 |
ARCH_ALPHA, MACHINE_TESTALPHA); |
125 |
|
126 |
machine_entry_add_alias(me, "testalpha"); |
127 |
} |
128 |
|
129 |
|
130 |
MACHINE_SETUP(barearm) |
131 |
{ |
132 |
machine->machine_name = "Generic \"bare\" ARM machine"; |
133 |
machine->stable = 1; |
134 |
} |
135 |
|
136 |
|
137 |
MACHINE_SETUP(testarm) |
138 |
{ |
139 |
machine->machine_name = "ARM test machine"; |
140 |
machine->stable = 1; |
141 |
|
142 |
/* TODO: interrupt for ARM? */ |
143 |
|
144 |
default_test(machine, cpu); |
145 |
|
146 |
/* |
147 |
* Place a tiny stub at end of memory, and set the link register to |
148 |
* point to it. This stub halts the machine (making it easy to try |
149 |
* out simple stand-alone C functions). |
150 |
*/ |
151 |
cpu->cd.arm.r[ARM_SP] = machine->physical_ram_in_mb * 1048576 - 4096; |
152 |
cpu->cd.arm.r[ARM_LR] = cpu->cd.arm.r[ARM_SP] + 32; |
153 |
store_32bit_word(cpu, cpu->cd.arm.r[ARM_LR] + 0, 0xe3a00201); |
154 |
store_32bit_word(cpu, cpu->cd.arm.r[ARM_LR] + 4, 0xe5c00010); |
155 |
store_32bit_word(cpu, cpu->cd.arm.r[ARM_LR] + 8, 0xeafffffe); |
156 |
} |
157 |
|
158 |
|
159 |
MACHINE_DEFAULT_CPU(barearm) |
160 |
{ |
161 |
machine->cpu_name = strdup("SA1110"); |
162 |
} |
163 |
|
164 |
|
165 |
MACHINE_DEFAULT_CPU(testarm) |
166 |
{ |
167 |
machine->cpu_name = strdup("SA1110"); |
168 |
} |
169 |
|
170 |
|
171 |
MACHINE_REGISTER(barearm) |
172 |
{ |
173 |
MR_DEFAULT(barearm, "Generic \"bare\" ARM machine", |
174 |
ARCH_ARM, MACHINE_BAREARM); |
175 |
|
176 |
machine_entry_add_alias(me, "barearm"); |
177 |
} |
178 |
|
179 |
|
180 |
MACHINE_REGISTER(testarm) |
181 |
{ |
182 |
MR_DEFAULT(testarm, "Test-machine for ARM", ARCH_ARM, MACHINE_TESTARM); |
183 |
|
184 |
machine_entry_add_alias(me, "testarm"); |
185 |
} |
186 |
|
187 |
|
188 |
|
189 |
MACHINE_SETUP(bareavr32) |
190 |
{ |
191 |
machine->machine_name = "Generic \"bare\" AVR32 machine"; |
192 |
machine->stable = 1; |
193 |
} |
194 |
|
195 |
|
196 |
MACHINE_SETUP(testavr32) |
197 |
{ |
198 |
machine->machine_name = "AVR32 test machine"; |
199 |
machine->stable = 1; |
200 |
|
201 |
/* TODO: interrupts */ |
202 |
|
203 |
default_test(machine, cpu); |
204 |
} |
205 |
|
206 |
|
207 |
MACHINE_DEFAULT_CPU(bareavr32) |
208 |
{ |
209 |
machine->cpu_name = strdup("AVR32A"); |
210 |
} |
211 |
|
212 |
|
213 |
MACHINE_DEFAULT_CPU(testavr32) |
214 |
{ |
215 |
machine->cpu_name = strdup("AVR32A"); |
216 |
} |
217 |
|
218 |
|
219 |
MACHINE_REGISTER(bareavr32) |
220 |
{ |
221 |
MR_DEFAULT(bareavr32, "Generic \"bare\" AVR32 machine", |
222 |
ARCH_AVR32, MACHINE_BAREAVR32); |
223 |
|
224 |
machine_entry_add_alias(me, "bareavr32"); |
225 |
} |
226 |
|
227 |
|
228 |
MACHINE_REGISTER(testavr32) |
229 |
{ |
230 |
MR_DEFAULT(testavr32, "Test-machine for AVR32", |
231 |
ARCH_AVR32, MACHINE_TESTAVR32); |
232 |
|
233 |
machine_entry_add_alias(me, "testavr32"); |
234 |
} |
235 |
|
236 |
|
237 |
MACHINE_SETUP(barehppa) |
238 |
{ |
239 |
machine->machine_name = "Generic \"bare\" HPPA machine"; |
240 |
machine->stable = 1; |
241 |
} |
242 |
|
243 |
|
244 |
MACHINE_SETUP(testhppa) |
245 |
{ |
246 |
machine->machine_name = "HPPA test machine"; |
247 |
machine->stable = 1; |
248 |
|
249 |
/* TODO: interrupt for HPPA? */ |
250 |
|
251 |
default_test(machine, cpu); |
252 |
} |
253 |
|
254 |
|
255 |
MACHINE_DEFAULT_CPU(barehppa) |
256 |
{ |
257 |
machine->cpu_name = strdup("HPPA"); |
258 |
} |
259 |
|
260 |
|
261 |
MACHINE_DEFAULT_CPU(testhppa) |
262 |
{ |
263 |
machine->cpu_name = strdup("HPPA"); |
264 |
} |
265 |
|
266 |
|
267 |
MACHINE_REGISTER(barehppa) |
268 |
{ |
269 |
MR_DEFAULT(barehppa, "Generic \"bare\" HPPA machine", |
270 |
ARCH_HPPA, MACHINE_BAREHPPA); |
271 |
|
272 |
machine_entry_add_alias(me, "barehppa"); |
273 |
} |
274 |
|
275 |
|
276 |
MACHINE_REGISTER(testhppa) |
277 |
{ |
278 |
MR_DEFAULT(testhppa, "Test-machine for HPPA", |
279 |
ARCH_HPPA, MACHINE_TESTHPPA); |
280 |
|
281 |
machine_entry_add_alias(me, "testhppa"); |
282 |
} |
283 |
|
284 |
|
285 |
MACHINE_SETUP(barei960) |
286 |
{ |
287 |
machine->machine_name = "Generic \"bare\" i960 machine"; |
288 |
machine->stable = 1; |
289 |
} |
290 |
|
291 |
|
292 |
MACHINE_SETUP(testi960) |
293 |
{ |
294 |
machine->machine_name = "i960 test machine"; |
295 |
machine->stable = 1; |
296 |
|
297 |
/* TODO: interrupt for i960? */ |
298 |
|
299 |
default_test(machine, cpu); |
300 |
} |
301 |
|
302 |
|
303 |
MACHINE_DEFAULT_CPU(barei960) |
304 |
{ |
305 |
machine->cpu_name = strdup("i960"); |
306 |
} |
307 |
|
308 |
|
309 |
MACHINE_DEFAULT_CPU(testi960) |
310 |
{ |
311 |
machine->cpu_name = strdup("i960"); |
312 |
} |
313 |
|
314 |
|
315 |
MACHINE_REGISTER(barei960) |
316 |
{ |
317 |
MR_DEFAULT(barei960, "Generic \"bare\" i960 machine", |
318 |
ARCH_I960, MACHINE_BAREI960); |
319 |
|
320 |
machine_entry_add_alias(me, "barei960"); |
321 |
} |
322 |
|
323 |
|
324 |
MACHINE_REGISTER(testi960) |
325 |
{ |
326 |
MR_DEFAULT(testi960, "Test-machine for i960", |
327 |
ARCH_I960, MACHINE_TESTI960); |
328 |
|
329 |
machine_entry_add_alias(me, "testi960"); |
330 |
} |
331 |
|
332 |
|
333 |
MACHINE_SETUP(bareia64) |
334 |
{ |
335 |
machine->machine_name = "Generic \"bare\" IA64 machine"; |
336 |
machine->stable = 1; |
337 |
} |
338 |
|
339 |
|
340 |
MACHINE_SETUP(testia64) |
341 |
{ |
342 |
machine->machine_name = "IA64 test machine"; |
343 |
machine->stable = 1; |
344 |
|
345 |
/* TODO: interrupt for IA64? */ |
346 |
|
347 |
default_test(machine, cpu); |
348 |
} |
349 |
|
350 |
|
351 |
MACHINE_DEFAULT_CPU(bareia64) |
352 |
{ |
353 |
machine->cpu_name = strdup("IA64"); |
354 |
} |
355 |
|
356 |
|
357 |
MACHINE_DEFAULT_CPU(testia64) |
358 |
{ |
359 |
machine->cpu_name = strdup("IA64"); |
360 |
} |
361 |
|
362 |
|
363 |
MACHINE_REGISTER(bareia64) |
364 |
{ |
365 |
MR_DEFAULT(bareia64, "Generic \"bare\" IA64 machine", |
366 |
ARCH_IA64, MACHINE_BAREIA64); |
367 |
|
368 |
machine_entry_add_alias(me, "bareia64"); |
369 |
} |
370 |
|
371 |
|
372 |
MACHINE_REGISTER(testia64) |
373 |
{ |
374 |
MR_DEFAULT(testia64, "Test-machine for IA64", |
375 |
ARCH_IA64, MACHINE_TESTIA64); |
376 |
|
377 |
machine_entry_add_alias(me, "testia64"); |
378 |
} |
379 |
|
380 |
|
381 |
MACHINE_SETUP(barem68k) |
382 |
{ |
383 |
machine->machine_name = "Generic \"bare\" M68K machine"; |
384 |
machine->stable = 1; |
385 |
} |
386 |
|
387 |
|
388 |
MACHINE_SETUP(testm68k) |
389 |
{ |
390 |
machine->machine_name = "M68K test machine"; |
391 |
machine->stable = 1; |
392 |
|
393 |
/* TODO: interrupt for M68K? */ |
394 |
|
395 |
default_test(machine, cpu); |
396 |
} |
397 |
|
398 |
|
399 |
MACHINE_DEFAULT_CPU(barem68k) |
400 |
{ |
401 |
machine->cpu_name = strdup("68020"); |
402 |
} |
403 |
|
404 |
|
405 |
MACHINE_DEFAULT_CPU(testm68k) |
406 |
{ |
407 |
machine->cpu_name = strdup("68020"); |
408 |
} |
409 |
|
410 |
|
411 |
MACHINE_REGISTER(barem68k) |
412 |
{ |
413 |
MR_DEFAULT(barem68k, "Generic \"bare\" M68K machine", |
414 |
ARCH_M68K, MACHINE_BAREM68K); |
415 |
|
416 |
machine_entry_add_alias(me, "barem68k"); |
417 |
} |
418 |
|
419 |
|
420 |
MACHINE_REGISTER(testm68k) |
421 |
{ |
422 |
MR_DEFAULT(testm68k, "Test-machine for M68K", |
423 |
ARCH_M68K, MACHINE_TESTM68K); |
424 |
|
425 |
machine_entry_add_alias(me, "testm68k"); |
426 |
} |
427 |
|
428 |
|
429 |
MACHINE_SETUP(baremips) |
430 |
{ |
431 |
machine->machine_name = "Generic \"bare\" MIPS machine"; |
432 |
machine->stable = 1; |
433 |
cpu->byte_order = EMUL_BIG_ENDIAN; |
434 |
} |
435 |
|
436 |
|
437 |
MACHINE_SETUP(testmips) |
438 |
{ |
439 |
/* |
440 |
* A MIPS test machine (which happens to work with the |
441 |
* code in my master's thesis). :-) |
442 |
* |
443 |
* IRQ map: |
444 |
* 7 CPU counter |
445 |
* 6 SMP IPIs |
446 |
* 5 not used yet |
447 |
* 4 rtc |
448 |
* 3 ethernet |
449 |
* 2 serial console |
450 |
*/ |
451 |
|
452 |
char tmpstr[1000]; |
453 |
|
454 |
machine->machine_name = "MIPS test machine"; |
455 |
machine->stable = 1; |
456 |
cpu->byte_order = EMUL_BIG_ENDIAN; |
457 |
|
458 |
snprintf(tmpstr, sizeof(tmpstr), "cons addr=0x%"PRIx64" irq=2", |
459 |
(uint64_t) DEV_CONS_ADDRESS); |
460 |
machine->main_console_handle = (size_t)device_add(machine, tmpstr); |
461 |
|
462 |
snprintf(tmpstr, sizeof(tmpstr), "mp addr=0x%"PRIx64, |
463 |
(uint64_t) DEV_MP_ADDRESS); |
464 |
device_add(machine, tmpstr); |
465 |
|
466 |
snprintf(tmpstr, sizeof(tmpstr), "fbctrl addr=0x%"PRIx64, |
467 |
(uint64_t) DEV_FBCTRL_ADDRESS); |
468 |
device_add(machine, tmpstr); |
469 |
|
470 |
snprintf(tmpstr, sizeof(tmpstr), "disk addr=0x%"PRIx64, |
471 |
(uint64_t) DEV_DISK_ADDRESS); |
472 |
device_add(machine, tmpstr); |
473 |
|
474 |
snprintf(tmpstr, sizeof(tmpstr), "ether addr=0x%"PRIx64" irq=3", |
475 |
(uint64_t) DEV_ETHER_ADDRESS); |
476 |
device_add(machine, tmpstr); |
477 |
|
478 |
snprintf(tmpstr, sizeof(tmpstr), "rtc addr=0x%"PRIx64" irq=4", |
479 |
(uint64_t) DEV_RTC_ADDRESS); |
480 |
device_add(machine, tmpstr); |
481 |
} |
482 |
|
483 |
|
484 |
MACHINE_DEFAULT_CPU(baremips) |
485 |
{ |
486 |
machine->cpu_name = strdup("5Kc"); |
487 |
} |
488 |
|
489 |
|
490 |
MACHINE_DEFAULT_CPU(testmips) |
491 |
{ |
492 |
machine->cpu_name = strdup("5Kc"); |
493 |
} |
494 |
|
495 |
|
496 |
MACHINE_REGISTER(baremips) |
497 |
{ |
498 |
MR_DEFAULT(baremips, "Generic \"bare\" MIPS machine", |
499 |
ARCH_MIPS, MACHINE_BAREMIPS); |
500 |
|
501 |
machine_entry_add_alias(me, "baremips"); |
502 |
} |
503 |
|
504 |
|
505 |
MACHINE_REGISTER(testmips) |
506 |
{ |
507 |
MR_DEFAULT(testmips, "Test-machine for MIPS", |
508 |
ARCH_MIPS, MACHINE_TESTMIPS); |
509 |
|
510 |
machine_entry_add_alias(me, "testmips"); |
511 |
} |
512 |
|
513 |
|
514 |
MACHINE_SETUP(bareppc) |
515 |
{ |
516 |
machine->machine_name = "Generic \"bare\" PPC machine"; |
517 |
machine->stable = 1; |
518 |
} |
519 |
|
520 |
|
521 |
MACHINE_SETUP(testppc) |
522 |
{ |
523 |
machine->machine_name = "PPC test machine"; |
524 |
machine->stable = 1; |
525 |
|
526 |
/* TODO: interrupt for PPC? */ |
527 |
|
528 |
default_test(machine, cpu); |
529 |
} |
530 |
|
531 |
|
532 |
MACHINE_DEFAULT_CPU(bareppc) |
533 |
{ |
534 |
machine->cpu_name = strdup("PPC970"); |
535 |
} |
536 |
|
537 |
|
538 |
MACHINE_DEFAULT_CPU(testppc) |
539 |
{ |
540 |
machine->cpu_name = strdup("PPC970"); |
541 |
} |
542 |
|
543 |
|
544 |
MACHINE_REGISTER(bareppc) |
545 |
{ |
546 |
MR_DEFAULT(bareppc, "Generic \"bare\" PPC machine", |
547 |
ARCH_PPC, MACHINE_BAREPPC); |
548 |
|
549 |
machine_entry_add_alias(me, "bareppc"); |
550 |
} |
551 |
|
552 |
|
553 |
MACHINE_REGISTER(testppc) |
554 |
{ |
555 |
MR_DEFAULT(testppc, "Test-machine for PPC", ARCH_PPC, MACHINE_TESTPPC); |
556 |
|
557 |
machine_entry_add_alias(me, "testppc"); |
558 |
} |
559 |
|
560 |
|
561 |
MACHINE_SETUP(baresh) |
562 |
{ |
563 |
machine->machine_name = "Generic \"bare\" SH machine"; |
564 |
machine->stable = 1; |
565 |
} |
566 |
|
567 |
|
568 |
MACHINE_SETUP(testsh) |
569 |
{ |
570 |
machine->machine_name = "SH test machine"; |
571 |
machine->stable = 1; |
572 |
|
573 |
/* TODO: interrupt for SH? */ |
574 |
|
575 |
default_test(machine, cpu); |
576 |
} |
577 |
|
578 |
|
579 |
MACHINE_DEFAULT_CPU(baresh) |
580 |
{ |
581 |
machine->cpu_name = strdup("SH7750"); |
582 |
} |
583 |
|
584 |
|
585 |
MACHINE_DEFAULT_CPU(testsh) |
586 |
{ |
587 |
machine->cpu_name = strdup("SH7750"); |
588 |
} |
589 |
|
590 |
|
591 |
MACHINE_REGISTER(baresh) |
592 |
{ |
593 |
MR_DEFAULT(baresh, "Generic \"bare\" SH machine", |
594 |
ARCH_SH, MACHINE_BARESH); |
595 |
|
596 |
machine_entry_add_alias(me, "baresh"); |
597 |
} |
598 |
|
599 |
|
600 |
MACHINE_REGISTER(testsh) |
601 |
{ |
602 |
MR_DEFAULT(testsh, "Test-machine for SH", ARCH_SH, MACHINE_TESTSH); |
603 |
|
604 |
machine_entry_add_alias(me, "testsh"); |
605 |
} |
606 |
|
607 |
|
608 |
MACHINE_SETUP(baresparc) |
609 |
{ |
610 |
machine->machine_name = "Generic \"bare\" SPARC machine"; |
611 |
machine->stable = 1; |
612 |
} |
613 |
|
614 |
|
615 |
MACHINE_SETUP(testsparc) |
616 |
{ |
617 |
machine->machine_name = "SPARC test machine"; |
618 |
machine->stable = 1; |
619 |
|
620 |
/* TODO: interrupt for SPARC? */ |
621 |
|
622 |
default_test(machine, cpu); |
623 |
} |
624 |
|
625 |
|
626 |
MACHINE_DEFAULT_CPU(baresparc) |
627 |
{ |
628 |
machine->cpu_name = strdup("UltraSPARC"); |
629 |
} |
630 |
|
631 |
|
632 |
MACHINE_DEFAULT_CPU(testsparc) |
633 |
{ |
634 |
machine->cpu_name = strdup("UltraSPARC"); |
635 |
} |
636 |
|
637 |
|
638 |
MACHINE_REGISTER(baresparc) |
639 |
{ |
640 |
MR_DEFAULT(baresparc, "Generic \"bare\" SPARC machine", |
641 |
ARCH_SPARC, MACHINE_BARESPARC); |
642 |
|
643 |
machine_entry_add_alias(me, "baresparc"); |
644 |
} |
645 |
|
646 |
|
647 |
MACHINE_REGISTER(testsparc) |
648 |
{ |
649 |
MR_DEFAULT(testsparc, "Test-machine for SPARC", |
650 |
ARCH_SPARC, MACHINE_TESTSPARC); |
651 |
|
652 |
machine_entry_add_alias(me, "testsparc"); |
653 |
} |
654 |
|
655 |
|
656 |
MACHINE_SETUP(baretransputer) |
657 |
{ |
658 |
machine->machine_name = "Generic \"bare\" Transputer machine"; |
659 |
machine->stable = 1; |
660 |
} |
661 |
|
662 |
|
663 |
MACHINE_DEFAULT_CPU(baretransputer) |
664 |
{ |
665 |
machine->cpu_name = strdup("T800"); |
666 |
} |
667 |
|
668 |
|
669 |
MACHINE_REGISTER(baretransputer) |
670 |
{ |
671 |
MR_DEFAULT(baretransputer, "Generic \"bare\" Transputer machine", |
672 |
ARCH_TRANSPUTER, MACHINE_BARETRANSPUTER); |
673 |
|
674 |
machine_entry_add_alias(me, "baretransputer"); |
675 |
} |
676 |
|