/[gxemul]/trunk/src/machines/machine_test.c
This is repository of my old source code which isn't updated any more. Go to git.rot13.org for current projects!
ViewVC logotype

Annotation of /trunk/src/machines/machine_test.c

Parent Directory Parent Directory | Revision Log Revision Log


Revision 32 - (hide annotations)
Mon Oct 8 16:20:58 2007 UTC (16 years, 6 months ago) by dpavlin
File MIME type: text/plain
File size: 13178 byte(s)
++ trunk/HISTORY	(local)
$Id: HISTORY,v 1.1421 2006/11/06 05:32:37 debug Exp $
20060816	Adding a framework for emulated/virtual timers (src/timer.c),
		using only setitimer().
		Rewriting the mc146818 to use the new timer framework.
20060817	Adding a call to gettimeofday() every now and then (once every
		second, at the moment) to resynch the timer if it drifts.
		Beginning to convert the ISA timer interrupt mechanism (8253
		and 8259) to use the new timer framework.
		Removing the -I command line option.
20060819	Adding the -I command line option again, with new semantics.
		Working on Footbridge timer interrupts; NetBSD/NetWinder and
		NetBSD/CATS now run at correct speed, but unfortunately with
		HUGE delays during bootup.
20060821	Some minor m68k updates. Adding the first instruction: nop. :)
		Minor Alpha emulation updates.
20060822	Adding a FreeBSD development specific YAMON environment
		variable ("khz") (as suggested by Bruce M. Simpson).
		Moving YAMON environment variable initialization from
		machine_evbmips.c into promemul/yamon.c, and adding some more
		variables.
		Continuing on the LCA PCI bus controller (for Alpha machines).
20060823	Continuing on the timer stuff: experimenting with MIPS count/
		compare interrupts connected to the timer framework.
20060825	Adding bogus SCSI commands 0x51 (SCSICDROM_READ_DISCINFO) and
		0x52 (SCSICDROM_READ_TRACKINFO) to the SCSI emulation layer,
		to allow NetBSD/pmax 4.0_BETA to be installed from CDROM.
		Minor updates to the LCA PCI controller.
20060827	Implementing a CHIP8 cpu mode, and a corresponding CHIP8
		machine, for fun. Disassembly support for all instructions,
		and most of the common instructions have been implemented: mvi,
		mov_imm, add_imm, jmp, rand, cls, sprite, skeq_imm, jsr,
		skne_imm, bcd, rts, ldr, str, mov, or, and, xor, add, sub,
		font, ssound, sdelay, gdelay, bogus skup/skpr, skeq, skne.
20060828	Beginning to convert the CHIP8 cpu in the CHIP8 machine to a
		(more correct) RCA 180x cpu. (Disassembly for all 1802
		instructions has been implemented, but no execution yet, and
		no 1805 extended instructions.)
20060829	Minor Alpha emulation updates.
20060830	Beginning to experiment a little with PCI IDE for SGI O2.
		Fixing the cursor key mappings for MobilePro 770 emulation.
		Fixing the LK201 warning caused by recent NetBSD/pmax.
		The MIPS R41xx standby, suspend, and hibernate instructions now
		behave like the RM52xx/MIPS32/MIPS64 wait instruction.
		Fixing dev_wdc so it calculates correct (64-bit) offsets before
		giving them to diskimage_access().
20060831	Continuing on Alpha emulation (OSF1 PALcode).
20060901	Minor Alpha updates; beginning on virtual memory pagetables.
		Removed the limit for max nr of devices (in preparation for
		allowing devices' base addresses to be changed during runtime).
		Adding a hack for MIPS [d]mfc0 select 0 (except the count
		register), so that the coproc register is simply copied.
		The MIPS suspend instruction now exits the emulator, instead
		of being treated as a wait instruction (this causes NetBSD/
		hpcmips to get correct 'halt' behavior).
		The VR41xx RTC now returns correct time.
		Connecting the VR41xx timer to the timer framework (fixed at
		128 Hz, for now).
		Continuing on SPARC emulation, adding more instructions:
		restore, ba_xcc, ble. The rectangle drawing demo works :)
		Removing the last traces of the old ENABLE_CACHE_EMULATION
		MIPS stuff (not usable with dyntrans anyway).
20060902	Splitting up src/net.c into several smaller files in its own
		subdirectory (src/net/).
20060903	Cleanup of the files in src/net/, to make them less ugly.
20060904	Continuing on the 'settings' subsystem.
		Minor progress on the SPARC emulation mode.
20060905	Cleanup of various things, and connecting the settings
		infrastructure to various subsystems (emul, machine, cpu, etc).
		Changing the lk201 mouse update routine to not rely on any
		emulated hardware framebuffer cursor coordinates, but instead
		always do (semi-usable) relative movements.
20060906	Continuing on the lk201 mouse stuff. Mouse behaviour with
		multiple framebuffers (which was working in Ultrix) is now
		semi-broken (but it still works, in a way).
		Moving the documentation about networking into its own file
		(networking.html), and refreshing it a bit. Adding an example
		of how to use ethernet frame direct-access (udp_snoop).
20060907	Continuing on the settings infrastructure.
20060908	Minor updates to SH emulation: for 32-bit emulation: delay
		slots and the 'jsr @Rn' instruction. I'm putting 64-bit SH5 on
		ice, for now.
20060909-10	Implementing some more 32-bit SH instructions. Removing the
		64-bit mode completely. Enough has now been implemented to run
		the rectangle drawing demo. :-)
20060912	Adding more SH instructions.
20060916	Continuing on SH emulation (some more instructions: div0u,
		div1, rotcl/rotcr, more mov instructions, dt, braf, sets, sett,
		tst_imm, dmuls.l, subc, ldc_rm_vbr, movt, clrt, clrs, clrmac).
		Continuing on the settings subsystem (beginning on reading/
		writing settings, removing bugs, and connecting more cpus to
		the framework).
20060919	More work on SH emulation; adding an ldc banked instruction,
		and attaching a 640x480 framebuffer to the Dreamcast machine
		mode (NetBSD/dreamcast prints the NetBSD copyright banner :-),
		and then panics).
20060920	Continuing on the settings subsystem.
20060921	Fixing the Footbridge timer stuff so that NetBSD/cats and
		NetBSD/netwinder boot up without the delays.
20060922	Temporarily hardcoding MIPS timer interrupt to 100 Hz. With
		'wait' support disabled, NetBSD/malta and Linux/malta run at
		correct speed.
20060923	Connecting dev_gt to the timer framework, so that NetBSD/cobalt
		runs at correct speed.
		Moving SH4-specific memory mapped registers into its own
		device (dev_sh4.c).
		Running with -N now prints "idling" instead of bogus nr of
		instrs/second (which isn't valid anyway) while idling.
20060924	Algor emulation should now run at correct speed.
		Adding disassembly support for some MIPS64 revision 2
		instructions: ext, dext, dextm, dextu.
20060926	The timer framework now works also when the MIPS wait
		instruction is used.
20060928	Re-implementing checks for coprocessor availability for MIPS
		cop0 instructions. (Thanks to Carl van Schaik for noticing the
		lack of cop0 availability checks.)
20060929	Implementing an instruction combination hack which treats
		NetBSD/pmax' idle loop as a wait-like instruction.
20060930	The ENTRYHI_R_MASK was missing in (at least) memory_mips_v2p.c,
		causing TLB lookups to sometimes succeed when they should have
		failed. (A big thank you to Juli Mallett for noticing the
		problem.)
		Adding disassembly support for more MIPS64 revision 2 opcodes
		(seb, seh, wsbh, jalr.hb, jr.hb, synci, ins, dins, dinsu,
		dinsm, dsbh, dshd, ror, dror, rorv, drorv, dror32). Also
		implementing seb, seh, dsbh, dshd, and wsbh.
		Implementing an instruction combination hack for Linux/pmax'
		idle loop, similar to the NetBSD/pmax case.
20061001	Changing the NetBSD/sgimips install instructions to extract
		files from an iso image, instead of downloading them via ftp.
20061002	More-than-31-bit userland addresses in memory_mips_v2p.c were
		not actually working; applying a fix from Carl van Schaik to
		enable them to work + making some other updates (adding kuseg
		support).
		Fixing hpcmips (vr41xx) timer initialization.
		Experimenting with O(n)->O(1) reduction in the MIPS TLB lookup
		loop. Seems to work both for R3000 and non-R3000.
20061003	Continuing a little on SH emulation (adding more control
		registers; mini-cleanup of memory_sh.c).
20061004	Beginning on a dev_rtc, a clock/timer device for the test
		machines; also adding a demo, and some documentation.
		Fixing a bug in SH "mov.w @(disp,pc),Rn" (the result wasn't
		sign-extended), and adding the addc and ldtlb instructions.
20061005	Contining on SH emulation: virtual to physical address
		translation, and a skeleton exception mechanism.
20061006	Adding more SH instructions (various loads and stores, rte,
		negc, muls.w, various privileged register-move instructions).
20061007	More SH instructions: various move instructions, trapa, div0s,
		float, fdiv, ftrc.
		Continuing on dev_rtc; removing the rtc demo.
20061008	Adding a dummy Dreamcast PROM module. (Homebrew Dreamcast
		programs using KOS libs need this.)
		Adding more SH instructions: "stc vbr,rn", rotl, rotr, fsca,
		fmul, fadd, various floating-point moves, etc. A 256-byte
		demo for Dreamcast runs :-)
20061012	Adding the SH "lds Rm,pr" and bsr instructions.
20061013	More SH instructions: "sts fpscr,rn", tas.b, and some more
		floating point instructions, cmp/str, and more moves.
		Adding a dummy dev_pvr (Dreamcast graphics controller).
20061014	Generalizing the expression evaluator (used in the built-in
		debugger) to support parentheses and +-*/%^&|.
20061015	Removing the experimental tlb index hint code in
		mips_memory_v2p.c, since it didn't really have any effect.
20061017	Minor SH updates; adding the "sts pr,Rn", fcmp/gt, fneg,
		frchg, and some other instructions. Fixing missing sign-
		extension in an 8-bit load instruction.
20061019	Adding a simple dev_dreamcast_rtc.
		Implementing memory-mapped access to the SH ITLB/UTLB arrays.
20061021	Continuing on various SH and Dreamcast things: sh4 timers,
		debug messages for dev_pvr, fixing some virtual address
		translation bugs, adding the bsrf instruction.
		The NetBSD/dreamcast GENERIC_MD kernel now reaches userland :)
		Adding a dummy dev_dreamcast_asic.c (not really useful yet).
		Implementing simple support for Store Queues.
		Beginning on the PVR Tile Accelerator.
20061022	Generalizing the PVR framebuffer to support off-screen drawing,
		multiple bit-depths, etc. (A small speed penalty, but most
		likely worth it.)
		Adding more SH instructions (mulu.w, fcmp/eq, fsub, fmac,
		fschg, and some more); correcting bugs in "fsca" and "float".
20061024	Adding the SH ftrv (matrix * vector) instruction. Marcus
		Comstedt's "tatest" example runs :) (wireframe only).
		Correcting disassembly for SH floating point instructions that
		use the xd* registers.
		Adding the SH fsts instruction.
		In memory_device_dyntrans_access(), only the currently used
		range is now invalidated, and not the entire device range.
20061025	Adding a dummy AVR32 cpu mode skeleton.
20061026	Various Dreamcast updates; beginning on a Maple bus controller.
20061027	Continuing on the Maple bus. A bogus Controller, Keyboard, and
		Mouse can now be detected by NetBSD and KOS homebrew programs.
		Cleaning up the SH4 Timer Management Unit, and beginning on
		SH4 interrupts.
		Implementing the Dreamcast SYSASIC.
20061028	Continuing on the SYSASIC.
		Adding the SH fsqrt instruction.
		memory_sh.c now actually scans the ITLB.
		Fixing a bug in dev_sh4.c, related to associative writes into
		the memory-mapped UTLB array. NetBSD/dreamcast now reaches
		userland stably, and prints the "Terminal type?" message :-]
		Implementing enough of the Dreamcast keyboard to make NetBSD
		accept it for input.
		Enabling SuperH for stable (non-development) builds.
		Adding NetBSD/dreamcast to the documentation, although it
		doesn't support root-on-nfs yet.
20061029	Changing usleep(1) calls in the debugger to to usleep(10000)
		(according to Brian Foley, this makes GXemul run better on
		MacOS X).
		Making the Maple "Controller" do something (enough to barely
		interact with dcircus.elf).
20061030-31	Some progress on the PVR. More test programs start running (but
		with strange output).
		Various other SH4-related updates.
20061102	Various Dreamcast and SH4 updates; more KOS demos run now.
20061104	Adding a skeleton dev_mb8696x.c (the Dreamcast's LAN adapter).
20061105	Continuing on the MB8696x; NetBSD/dreamcast detects it as mbe0.
		Testing for the release.

==============  RELEASE 0.4.3  ==============


1 dpavlin 22 /*
2     * Copyright (C) 2005-2006 Anders Gavare. All rights reserved.
3     *
4     * Redistribution and use in source and binary forms, with or without
5     * modification, are permitted provided that the following conditions are met:
6     *
7     * 1. Redistributions of source code must retain the above copyright
8     * notice, this list of conditions and the following disclaimer.
9     * 2. Redistributions in binary form must reproduce the above copyright
10     * notice, this list of conditions and the following disclaimer in the
11     * documentation and/or other materials provided with the distribution.
12     * 3. The name of the author may not be used to endorse or promote products
13     * derived from this software without specific prior written permission.
14     *
15     * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
16     * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
17     * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
18     * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
19     * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
20     * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
21     * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
22     * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
23     * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
24     * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
25     * SUCH DAMAGE.
26     *
27     *
28 dpavlin 32 * $Id: machine_test.c,v 1.22 2006/10/25 09:24:06 debug Exp $
29 dpavlin 22 *
30     * Various "test" machines (bare machines with just a CPU, or a bare machine
31     * plus some experimental devices).
32     */
33    
34     #include <stdio.h>
35     #include <string.h>
36    
37     #include "cpu.h"
38     #include "device.h"
39     #include "devices.h"
40     #include "machine.h"
41     #include "memory.h"
42     #include "misc.h"
43    
44 dpavlin 24 #include "testmachine/dev_cons.h"
45     #include "testmachine/dev_disk.h"
46     #include "testmachine/dev_ether.h"
47     #include "testmachine/dev_fb.h"
48     #include "testmachine/dev_mp.h"
49 dpavlin 32 #include "testmachine/dev_rtc.h"
50 dpavlin 22
51 dpavlin 24
52 dpavlin 22 static void default_test(struct machine *machine, struct cpu *cpu)
53     {
54     char tmpstr[1000];
55 dpavlin 24
56     snprintf(tmpstr, sizeof(tmpstr), "cons addr=0x%"PRIx64" irq=0",
57     (uint64_t) DEV_CONS_ADDRESS);
58 dpavlin 22 machine->main_console_handle = (size_t)device_add(machine, tmpstr);
59    
60 dpavlin 24 snprintf(tmpstr, sizeof(tmpstr), "mp addr=0x%"PRIx64,
61     (uint64_t) DEV_MP_ADDRESS);
62 dpavlin 22 device_add(machine, tmpstr);
63    
64 dpavlin 28 snprintf(tmpstr, sizeof(tmpstr), "fbctrl addr=0x%"PRIx64,
65     (uint64_t) DEV_FBCTRL_ADDRESS);
66     device_add(machine, tmpstr);
67 dpavlin 22
68 dpavlin 24 snprintf(tmpstr, sizeof(tmpstr), "disk addr=0x%"PRIx64,
69     (uint64_t) DEV_DISK_ADDRESS);
70 dpavlin 22 device_add(machine, tmpstr);
71    
72 dpavlin 24 snprintf(tmpstr, sizeof(tmpstr), "ether addr=0x%"PRIx64" irq=0",
73     (uint64_t) DEV_ETHER_ADDRESS);
74 dpavlin 22 device_add(machine, tmpstr);
75 dpavlin 32
76     snprintf(tmpstr, sizeof(tmpstr), "rtc addr=0x%"PRIx64" irq=0",
77     (uint64_t) DEV_RTC_ADDRESS);
78     device_add(machine, tmpstr);
79 dpavlin 22 }
80    
81    
82     MACHINE_SETUP(barealpha)
83     {
84     machine->machine_name = "Generic \"bare\" Alpha machine";
85     machine->stable = 1;
86     }
87    
88    
89     MACHINE_SETUP(testalpha)
90     {
91     machine->machine_name = "Alpha test machine";
92     machine->stable = 1;
93    
94     /* TODO: interrupt for Alpha? */
95    
96     default_test(machine, cpu);
97     }
98    
99    
100     MACHINE_DEFAULT_CPU(barealpha)
101     {
102 dpavlin 24 machine->cpu_name = strdup("21264");
103 dpavlin 22 }
104    
105    
106     MACHINE_DEFAULT_CPU(testalpha)
107     {
108 dpavlin 24 machine->cpu_name = strdup("21264");
109 dpavlin 22 }
110    
111    
112     MACHINE_REGISTER(barealpha)
113     {
114     MR_DEFAULT(barealpha, "Generic \"bare\" Alpha machine",
115 dpavlin 26 ARCH_ALPHA, MACHINE_BAREALPHA);
116    
117     machine_entry_add_alias(me, "barealpha");
118 dpavlin 22 }
119    
120    
121     MACHINE_REGISTER(testalpha)
122     {
123     MR_DEFAULT(testalpha, "Test-machine for Alpha",
124 dpavlin 26 ARCH_ALPHA, MACHINE_TESTALPHA);
125    
126     machine_entry_add_alias(me, "testalpha");
127 dpavlin 22 }
128    
129    
130     MACHINE_SETUP(barearm)
131     {
132     machine->machine_name = "Generic \"bare\" ARM machine";
133     machine->stable = 1;
134     }
135    
136    
137     MACHINE_SETUP(testarm)
138     {
139     machine->machine_name = "ARM test machine";
140     machine->stable = 1;
141    
142     /* TODO: interrupt for ARM? */
143    
144     default_test(machine, cpu);
145    
146     /*
147     * Place a tiny stub at end of memory, and set the link register to
148     * point to it. This stub halts the machine (making it easy to try
149     * out simple stand-alone C functions).
150     */
151     cpu->cd.arm.r[ARM_SP] = machine->physical_ram_in_mb * 1048576 - 4096;
152     cpu->cd.arm.r[ARM_LR] = cpu->cd.arm.r[ARM_SP] + 32;
153     store_32bit_word(cpu, cpu->cd.arm.r[ARM_LR] + 0, 0xe3a00201);
154     store_32bit_word(cpu, cpu->cd.arm.r[ARM_LR] + 4, 0xe5c00010);
155     store_32bit_word(cpu, cpu->cd.arm.r[ARM_LR] + 8, 0xeafffffe);
156     }
157    
158    
159     MACHINE_DEFAULT_CPU(barearm)
160     {
161     machine->cpu_name = strdup("SA1110");
162     }
163    
164    
165     MACHINE_DEFAULT_CPU(testarm)
166     {
167     machine->cpu_name = strdup("SA1110");
168     }
169    
170    
171     MACHINE_REGISTER(barearm)
172     {
173     MR_DEFAULT(barearm, "Generic \"bare\" ARM machine",
174 dpavlin 26 ARCH_ARM, MACHINE_BAREARM);
175    
176     machine_entry_add_alias(me, "barearm");
177 dpavlin 22 }
178    
179    
180     MACHINE_REGISTER(testarm)
181     {
182 dpavlin 26 MR_DEFAULT(testarm, "Test-machine for ARM", ARCH_ARM, MACHINE_TESTARM);
183    
184     machine_entry_add_alias(me, "testarm");
185 dpavlin 22 }
186    
187    
188    
189 dpavlin 32 MACHINE_SETUP(bareavr32)
190     {
191     machine->machine_name = "Generic \"bare\" AVR32 machine";
192     machine->stable = 1;
193     }
194    
195    
196     MACHINE_SETUP(testavr32)
197     {
198     machine->machine_name = "AVR32 test machine";
199     machine->stable = 1;
200    
201     /* TODO: interrupts */
202    
203     default_test(machine, cpu);
204     }
205    
206    
207     MACHINE_DEFAULT_CPU(bareavr32)
208     {
209     machine->cpu_name = strdup("AVR32A");
210     }
211    
212    
213     MACHINE_DEFAULT_CPU(testavr32)
214     {
215     machine->cpu_name = strdup("AVR32A");
216     }
217    
218    
219     MACHINE_REGISTER(bareavr32)
220     {
221     MR_DEFAULT(bareavr32, "Generic \"bare\" AVR32 machine",
222     ARCH_AVR32, MACHINE_BAREAVR32);
223    
224     machine_entry_add_alias(me, "bareavr32");
225     }
226    
227    
228     MACHINE_REGISTER(testavr32)
229     {
230     MR_DEFAULT(testavr32, "Test-machine for AVR32",
231     ARCH_AVR32, MACHINE_TESTAVR32);
232    
233     machine_entry_add_alias(me, "testavr32");
234     }
235    
236    
237 dpavlin 22 MACHINE_SETUP(barehppa)
238     {
239     machine->machine_name = "Generic \"bare\" HPPA machine";
240     machine->stable = 1;
241     }
242    
243    
244     MACHINE_SETUP(testhppa)
245     {
246     machine->machine_name = "HPPA test machine";
247     machine->stable = 1;
248    
249     /* TODO: interrupt for HPPA? */
250    
251     default_test(machine, cpu);
252     }
253    
254    
255     MACHINE_DEFAULT_CPU(barehppa)
256     {
257     machine->cpu_name = strdup("HPPA");
258     }
259    
260    
261     MACHINE_DEFAULT_CPU(testhppa)
262     {
263     machine->cpu_name = strdup("HPPA");
264     }
265    
266    
267     MACHINE_REGISTER(barehppa)
268     {
269     MR_DEFAULT(barehppa, "Generic \"bare\" HPPA machine",
270 dpavlin 26 ARCH_HPPA, MACHINE_BAREHPPA);
271    
272     machine_entry_add_alias(me, "barehppa");
273 dpavlin 22 }
274    
275    
276     MACHINE_REGISTER(testhppa)
277     {
278     MR_DEFAULT(testhppa, "Test-machine for HPPA",
279 dpavlin 26 ARCH_HPPA, MACHINE_TESTHPPA);
280    
281     machine_entry_add_alias(me, "testhppa");
282 dpavlin 22 }
283    
284    
285     MACHINE_SETUP(barei960)
286     {
287     machine->machine_name = "Generic \"bare\" i960 machine";
288     machine->stable = 1;
289     }
290    
291    
292     MACHINE_SETUP(testi960)
293     {
294     machine->machine_name = "i960 test machine";
295     machine->stable = 1;
296    
297     /* TODO: interrupt for i960? */
298    
299     default_test(machine, cpu);
300     }
301    
302    
303     MACHINE_DEFAULT_CPU(barei960)
304     {
305     machine->cpu_name = strdup("i960");
306     }
307    
308    
309     MACHINE_DEFAULT_CPU(testi960)
310     {
311     machine->cpu_name = strdup("i960");
312     }
313    
314    
315     MACHINE_REGISTER(barei960)
316     {
317     MR_DEFAULT(barei960, "Generic \"bare\" i960 machine",
318 dpavlin 26 ARCH_I960, MACHINE_BAREI960);
319    
320     machine_entry_add_alias(me, "barei960");
321 dpavlin 22 }
322    
323    
324     MACHINE_REGISTER(testi960)
325     {
326     MR_DEFAULT(testi960, "Test-machine for i960",
327 dpavlin 26 ARCH_I960, MACHINE_TESTI960);
328    
329     machine_entry_add_alias(me, "testi960");
330 dpavlin 22 }
331    
332    
333     MACHINE_SETUP(bareia64)
334     {
335     machine->machine_name = "Generic \"bare\" IA64 machine";
336     machine->stable = 1;
337     }
338    
339    
340     MACHINE_SETUP(testia64)
341     {
342     machine->machine_name = "IA64 test machine";
343     machine->stable = 1;
344    
345     /* TODO: interrupt for IA64? */
346    
347     default_test(machine, cpu);
348     }
349    
350    
351     MACHINE_DEFAULT_CPU(bareia64)
352     {
353     machine->cpu_name = strdup("IA64");
354     }
355    
356    
357     MACHINE_DEFAULT_CPU(testia64)
358     {
359     machine->cpu_name = strdup("IA64");
360     }
361    
362    
363     MACHINE_REGISTER(bareia64)
364     {
365     MR_DEFAULT(bareia64, "Generic \"bare\" IA64 machine",
366 dpavlin 26 ARCH_IA64, MACHINE_BAREIA64);
367    
368     machine_entry_add_alias(me, "bareia64");
369 dpavlin 22 }
370    
371    
372     MACHINE_REGISTER(testia64)
373     {
374     MR_DEFAULT(testia64, "Test-machine for IA64",
375 dpavlin 26 ARCH_IA64, MACHINE_TESTIA64);
376    
377     machine_entry_add_alias(me, "testia64");
378 dpavlin 22 }
379    
380    
381     MACHINE_SETUP(barem68k)
382     {
383     machine->machine_name = "Generic \"bare\" M68K machine";
384     machine->stable = 1;
385     }
386    
387    
388     MACHINE_SETUP(testm68k)
389     {
390     machine->machine_name = "M68K test machine";
391     machine->stable = 1;
392    
393     /* TODO: interrupt for M68K? */
394    
395     default_test(machine, cpu);
396     }
397    
398    
399     MACHINE_DEFAULT_CPU(barem68k)
400     {
401     machine->cpu_name = strdup("68020");
402     }
403    
404    
405     MACHINE_DEFAULT_CPU(testm68k)
406     {
407     machine->cpu_name = strdup("68020");
408     }
409    
410    
411     MACHINE_REGISTER(barem68k)
412     {
413     MR_DEFAULT(barem68k, "Generic \"bare\" M68K machine",
414 dpavlin 26 ARCH_M68K, MACHINE_BAREM68K);
415    
416     machine_entry_add_alias(me, "barem68k");
417 dpavlin 22 }
418    
419    
420     MACHINE_REGISTER(testm68k)
421     {
422     MR_DEFAULT(testm68k, "Test-machine for M68K",
423 dpavlin 26 ARCH_M68K, MACHINE_TESTM68K);
424    
425     machine_entry_add_alias(me, "testm68k");
426 dpavlin 22 }
427    
428    
429     MACHINE_SETUP(baremips)
430     {
431     machine->machine_name = "Generic \"bare\" MIPS machine";
432     machine->stable = 1;
433     cpu->byte_order = EMUL_BIG_ENDIAN;
434     }
435    
436    
437     MACHINE_SETUP(testmips)
438     {
439     /*
440     * A MIPS test machine (which happens to work with the
441     * code in my master's thesis). :-)
442     *
443     * IRQ map:
444     * 7 CPU counter
445     * 6 SMP IPIs
446     * 5 not used yet
447 dpavlin 32 * 4 rtc
448 dpavlin 22 * 3 ethernet
449     * 2 serial console
450     */
451    
452     char tmpstr[1000];
453    
454     machine->machine_name = "MIPS test machine";
455     machine->stable = 1;
456     cpu->byte_order = EMUL_BIG_ENDIAN;
457    
458 dpavlin 24 snprintf(tmpstr, sizeof(tmpstr), "cons addr=0x%"PRIx64" irq=2",
459     (uint64_t) DEV_CONS_ADDRESS);
460 dpavlin 22 machine->main_console_handle = (size_t)device_add(machine, tmpstr);
461    
462 dpavlin 24 snprintf(tmpstr, sizeof(tmpstr), "mp addr=0x%"PRIx64,
463     (uint64_t) DEV_MP_ADDRESS);
464 dpavlin 22 device_add(machine, tmpstr);
465    
466 dpavlin 28 snprintf(tmpstr, sizeof(tmpstr), "fbctrl addr=0x%"PRIx64,
467     (uint64_t) DEV_FBCTRL_ADDRESS);
468     device_add(machine, tmpstr);
469 dpavlin 22
470 dpavlin 24 snprintf(tmpstr, sizeof(tmpstr), "disk addr=0x%"PRIx64,
471     (uint64_t) DEV_DISK_ADDRESS);
472 dpavlin 22 device_add(machine, tmpstr);
473    
474 dpavlin 24 snprintf(tmpstr, sizeof(tmpstr), "ether addr=0x%"PRIx64" irq=3",
475     (uint64_t) DEV_ETHER_ADDRESS);
476 dpavlin 22 device_add(machine, tmpstr);
477 dpavlin 32
478     snprintf(tmpstr, sizeof(tmpstr), "rtc addr=0x%"PRIx64" irq=4",
479     (uint64_t) DEV_RTC_ADDRESS);
480     device_add(machine, tmpstr);
481 dpavlin 22 }
482    
483    
484     MACHINE_DEFAULT_CPU(baremips)
485     {
486 dpavlin 24 machine->cpu_name = strdup("5Kc");
487 dpavlin 22 }
488    
489    
490     MACHINE_DEFAULT_CPU(testmips)
491     {
492 dpavlin 24 machine->cpu_name = strdup("5Kc");
493 dpavlin 22 }
494    
495    
496     MACHINE_REGISTER(baremips)
497     {
498     MR_DEFAULT(baremips, "Generic \"bare\" MIPS machine",
499 dpavlin 26 ARCH_MIPS, MACHINE_BAREMIPS);
500    
501     machine_entry_add_alias(me, "baremips");
502 dpavlin 22 }
503    
504    
505     MACHINE_REGISTER(testmips)
506     {
507     MR_DEFAULT(testmips, "Test-machine for MIPS",
508 dpavlin 26 ARCH_MIPS, MACHINE_TESTMIPS);
509    
510     machine_entry_add_alias(me, "testmips");
511 dpavlin 22 }
512    
513    
514     MACHINE_SETUP(bareppc)
515     {
516     machine->machine_name = "Generic \"bare\" PPC machine";
517     machine->stable = 1;
518     }
519    
520    
521     MACHINE_SETUP(testppc)
522     {
523     machine->machine_name = "PPC test machine";
524     machine->stable = 1;
525    
526     /* TODO: interrupt for PPC? */
527    
528     default_test(machine, cpu);
529     }
530    
531    
532     MACHINE_DEFAULT_CPU(bareppc)
533     {
534     machine->cpu_name = strdup("PPC970");
535     }
536    
537    
538     MACHINE_DEFAULT_CPU(testppc)
539     {
540     machine->cpu_name = strdup("PPC970");
541     }
542    
543    
544     MACHINE_REGISTER(bareppc)
545     {
546     MR_DEFAULT(bareppc, "Generic \"bare\" PPC machine",
547 dpavlin 26 ARCH_PPC, MACHINE_BAREPPC);
548    
549     machine_entry_add_alias(me, "bareppc");
550 dpavlin 22 }
551    
552    
553     MACHINE_REGISTER(testppc)
554     {
555 dpavlin 26 MR_DEFAULT(testppc, "Test-machine for PPC", ARCH_PPC, MACHINE_TESTPPC);
556    
557     machine_entry_add_alias(me, "testppc");
558 dpavlin 22 }
559    
560    
561     MACHINE_SETUP(baresh)
562     {
563     machine->machine_name = "Generic \"bare\" SH machine";
564     machine->stable = 1;
565     }
566    
567    
568     MACHINE_SETUP(testsh)
569     {
570     machine->machine_name = "SH test machine";
571     machine->stable = 1;
572    
573     /* TODO: interrupt for SH? */
574    
575     default_test(machine, cpu);
576     }
577    
578    
579     MACHINE_DEFAULT_CPU(baresh)
580     {
581 dpavlin 32 machine->cpu_name = strdup("SH7750");
582 dpavlin 22 }
583    
584    
585     MACHINE_DEFAULT_CPU(testsh)
586     {
587 dpavlin 32 machine->cpu_name = strdup("SH7750");
588 dpavlin 22 }
589    
590    
591     MACHINE_REGISTER(baresh)
592     {
593     MR_DEFAULT(baresh, "Generic \"bare\" SH machine",
594 dpavlin 26 ARCH_SH, MACHINE_BARESH);
595    
596     machine_entry_add_alias(me, "baresh");
597 dpavlin 22 }
598    
599    
600     MACHINE_REGISTER(testsh)
601     {
602 dpavlin 26 MR_DEFAULT(testsh, "Test-machine for SH", ARCH_SH, MACHINE_TESTSH);
603    
604     machine_entry_add_alias(me, "testsh");
605 dpavlin 22 }
606    
607    
608     MACHINE_SETUP(baresparc)
609     {
610     machine->machine_name = "Generic \"bare\" SPARC machine";
611     machine->stable = 1;
612     }
613    
614    
615     MACHINE_SETUP(testsparc)
616     {
617     machine->machine_name = "SPARC test machine";
618     machine->stable = 1;
619    
620     /* TODO: interrupt for SPARC? */
621    
622     default_test(machine, cpu);
623     }
624    
625    
626     MACHINE_DEFAULT_CPU(baresparc)
627     {
628 dpavlin 24 machine->cpu_name = strdup("UltraSPARC");
629 dpavlin 22 }
630    
631    
632     MACHINE_DEFAULT_CPU(testsparc)
633     {
634 dpavlin 24 machine->cpu_name = strdup("UltraSPARC");
635 dpavlin 22 }
636    
637    
638     MACHINE_REGISTER(baresparc)
639     {
640     MR_DEFAULT(baresparc, "Generic \"bare\" SPARC machine",
641 dpavlin 26 ARCH_SPARC, MACHINE_BARESPARC);
642    
643     machine_entry_add_alias(me, "baresparc");
644 dpavlin 22 }
645    
646    
647     MACHINE_REGISTER(testsparc)
648     {
649     MR_DEFAULT(testsparc, "Test-machine for SPARC",
650 dpavlin 26 ARCH_SPARC, MACHINE_TESTSPARC);
651    
652     machine_entry_add_alias(me, "testsparc");
653 dpavlin 22 }
654    
655 dpavlin 28
656     MACHINE_SETUP(baretransputer)
657     {
658     machine->machine_name = "Generic \"bare\" Transputer machine";
659     machine->stable = 1;
660     }
661    
662    
663     MACHINE_DEFAULT_CPU(baretransputer)
664     {
665     machine->cpu_name = strdup("T800");
666     }
667    
668    
669     MACHINE_REGISTER(baretransputer)
670     {
671     MR_DEFAULT(baretransputer, "Generic \"bare\" Transputer machine",
672     ARCH_TRANSPUTER, MACHINE_BARETRANSPUTER);
673    
674     machine_entry_add_alias(me, "baretransputer");
675     }
676    

  ViewVC Help
Powered by ViewVC 1.1.26