/[gxemul]/trunk/src/include/sh4_exception.h
This is repository of my old source code which isn't updated any more. Go to git.rot13.org for current projects!
ViewVC logotype

Contents of /trunk/src/include/sh4_exception.h

Parent Directory Parent Directory | Revision Log Revision Log


Revision 32 - (show annotations)
Mon Oct 8 16:20:58 2007 UTC (16 years, 6 months ago) by dpavlin
File MIME type: text/plain
File size: 6183 byte(s)
++ trunk/HISTORY	(local)
$Id: HISTORY,v 1.1421 2006/11/06 05:32:37 debug Exp $
20060816	Adding a framework for emulated/virtual timers (src/timer.c),
		using only setitimer().
		Rewriting the mc146818 to use the new timer framework.
20060817	Adding a call to gettimeofday() every now and then (once every
		second, at the moment) to resynch the timer if it drifts.
		Beginning to convert the ISA timer interrupt mechanism (8253
		and 8259) to use the new timer framework.
		Removing the -I command line option.
20060819	Adding the -I command line option again, with new semantics.
		Working on Footbridge timer interrupts; NetBSD/NetWinder and
		NetBSD/CATS now run at correct speed, but unfortunately with
		HUGE delays during bootup.
20060821	Some minor m68k updates. Adding the first instruction: nop. :)
		Minor Alpha emulation updates.
20060822	Adding a FreeBSD development specific YAMON environment
		variable ("khz") (as suggested by Bruce M. Simpson).
		Moving YAMON environment variable initialization from
		machine_evbmips.c into promemul/yamon.c, and adding some more
		variables.
		Continuing on the LCA PCI bus controller (for Alpha machines).
20060823	Continuing on the timer stuff: experimenting with MIPS count/
		compare interrupts connected to the timer framework.
20060825	Adding bogus SCSI commands 0x51 (SCSICDROM_READ_DISCINFO) and
		0x52 (SCSICDROM_READ_TRACKINFO) to the SCSI emulation layer,
		to allow NetBSD/pmax 4.0_BETA to be installed from CDROM.
		Minor updates to the LCA PCI controller.
20060827	Implementing a CHIP8 cpu mode, and a corresponding CHIP8
		machine, for fun. Disassembly support for all instructions,
		and most of the common instructions have been implemented: mvi,
		mov_imm, add_imm, jmp, rand, cls, sprite, skeq_imm, jsr,
		skne_imm, bcd, rts, ldr, str, mov, or, and, xor, add, sub,
		font, ssound, sdelay, gdelay, bogus skup/skpr, skeq, skne.
20060828	Beginning to convert the CHIP8 cpu in the CHIP8 machine to a
		(more correct) RCA 180x cpu. (Disassembly for all 1802
		instructions has been implemented, but no execution yet, and
		no 1805 extended instructions.)
20060829	Minor Alpha emulation updates.
20060830	Beginning to experiment a little with PCI IDE for SGI O2.
		Fixing the cursor key mappings for MobilePro 770 emulation.
		Fixing the LK201 warning caused by recent NetBSD/pmax.
		The MIPS R41xx standby, suspend, and hibernate instructions now
		behave like the RM52xx/MIPS32/MIPS64 wait instruction.
		Fixing dev_wdc so it calculates correct (64-bit) offsets before
		giving them to diskimage_access().
20060831	Continuing on Alpha emulation (OSF1 PALcode).
20060901	Minor Alpha updates; beginning on virtual memory pagetables.
		Removed the limit for max nr of devices (in preparation for
		allowing devices' base addresses to be changed during runtime).
		Adding a hack for MIPS [d]mfc0 select 0 (except the count
		register), so that the coproc register is simply copied.
		The MIPS suspend instruction now exits the emulator, instead
		of being treated as a wait instruction (this causes NetBSD/
		hpcmips to get correct 'halt' behavior).
		The VR41xx RTC now returns correct time.
		Connecting the VR41xx timer to the timer framework (fixed at
		128 Hz, for now).
		Continuing on SPARC emulation, adding more instructions:
		restore, ba_xcc, ble. The rectangle drawing demo works :)
		Removing the last traces of the old ENABLE_CACHE_EMULATION
		MIPS stuff (not usable with dyntrans anyway).
20060902	Splitting up src/net.c into several smaller files in its own
		subdirectory (src/net/).
20060903	Cleanup of the files in src/net/, to make them less ugly.
20060904	Continuing on the 'settings' subsystem.
		Minor progress on the SPARC emulation mode.
20060905	Cleanup of various things, and connecting the settings
		infrastructure to various subsystems (emul, machine, cpu, etc).
		Changing the lk201 mouse update routine to not rely on any
		emulated hardware framebuffer cursor coordinates, but instead
		always do (semi-usable) relative movements.
20060906	Continuing on the lk201 mouse stuff. Mouse behaviour with
		multiple framebuffers (which was working in Ultrix) is now
		semi-broken (but it still works, in a way).
		Moving the documentation about networking into its own file
		(networking.html), and refreshing it a bit. Adding an example
		of how to use ethernet frame direct-access (udp_snoop).
20060907	Continuing on the settings infrastructure.
20060908	Minor updates to SH emulation: for 32-bit emulation: delay
		slots and the 'jsr @Rn' instruction. I'm putting 64-bit SH5 on
		ice, for now.
20060909-10	Implementing some more 32-bit SH instructions. Removing the
		64-bit mode completely. Enough has now been implemented to run
		the rectangle drawing demo. :-)
20060912	Adding more SH instructions.
20060916	Continuing on SH emulation (some more instructions: div0u,
		div1, rotcl/rotcr, more mov instructions, dt, braf, sets, sett,
		tst_imm, dmuls.l, subc, ldc_rm_vbr, movt, clrt, clrs, clrmac).
		Continuing on the settings subsystem (beginning on reading/
		writing settings, removing bugs, and connecting more cpus to
		the framework).
20060919	More work on SH emulation; adding an ldc banked instruction,
		and attaching a 640x480 framebuffer to the Dreamcast machine
		mode (NetBSD/dreamcast prints the NetBSD copyright banner :-),
		and then panics).
20060920	Continuing on the settings subsystem.
20060921	Fixing the Footbridge timer stuff so that NetBSD/cats and
		NetBSD/netwinder boot up without the delays.
20060922	Temporarily hardcoding MIPS timer interrupt to 100 Hz. With
		'wait' support disabled, NetBSD/malta and Linux/malta run at
		correct speed.
20060923	Connecting dev_gt to the timer framework, so that NetBSD/cobalt
		runs at correct speed.
		Moving SH4-specific memory mapped registers into its own
		device (dev_sh4.c).
		Running with -N now prints "idling" instead of bogus nr of
		instrs/second (which isn't valid anyway) while idling.
20060924	Algor emulation should now run at correct speed.
		Adding disassembly support for some MIPS64 revision 2
		instructions: ext, dext, dextm, dextu.
20060926	The timer framework now works also when the MIPS wait
		instruction is used.
20060928	Re-implementing checks for coprocessor availability for MIPS
		cop0 instructions. (Thanks to Carl van Schaik for noticing the
		lack of cop0 availability checks.)
20060929	Implementing an instruction combination hack which treats
		NetBSD/pmax' idle loop as a wait-like instruction.
20060930	The ENTRYHI_R_MASK was missing in (at least) memory_mips_v2p.c,
		causing TLB lookups to sometimes succeed when they should have
		failed. (A big thank you to Juli Mallett for noticing the
		problem.)
		Adding disassembly support for more MIPS64 revision 2 opcodes
		(seb, seh, wsbh, jalr.hb, jr.hb, synci, ins, dins, dinsu,
		dinsm, dsbh, dshd, ror, dror, rorv, drorv, dror32). Also
		implementing seb, seh, dsbh, dshd, and wsbh.
		Implementing an instruction combination hack for Linux/pmax'
		idle loop, similar to the NetBSD/pmax case.
20061001	Changing the NetBSD/sgimips install instructions to extract
		files from an iso image, instead of downloading them via ftp.
20061002	More-than-31-bit userland addresses in memory_mips_v2p.c were
		not actually working; applying a fix from Carl van Schaik to
		enable them to work + making some other updates (adding kuseg
		support).
		Fixing hpcmips (vr41xx) timer initialization.
		Experimenting with O(n)->O(1) reduction in the MIPS TLB lookup
		loop. Seems to work both for R3000 and non-R3000.
20061003	Continuing a little on SH emulation (adding more control
		registers; mini-cleanup of memory_sh.c).
20061004	Beginning on a dev_rtc, a clock/timer device for the test
		machines; also adding a demo, and some documentation.
		Fixing a bug in SH "mov.w @(disp,pc),Rn" (the result wasn't
		sign-extended), and adding the addc and ldtlb instructions.
20061005	Contining on SH emulation: virtual to physical address
		translation, and a skeleton exception mechanism.
20061006	Adding more SH instructions (various loads and stores, rte,
		negc, muls.w, various privileged register-move instructions).
20061007	More SH instructions: various move instructions, trapa, div0s,
		float, fdiv, ftrc.
		Continuing on dev_rtc; removing the rtc demo.
20061008	Adding a dummy Dreamcast PROM module. (Homebrew Dreamcast
		programs using KOS libs need this.)
		Adding more SH instructions: "stc vbr,rn", rotl, rotr, fsca,
		fmul, fadd, various floating-point moves, etc. A 256-byte
		demo for Dreamcast runs :-)
20061012	Adding the SH "lds Rm,pr" and bsr instructions.
20061013	More SH instructions: "sts fpscr,rn", tas.b, and some more
		floating point instructions, cmp/str, and more moves.
		Adding a dummy dev_pvr (Dreamcast graphics controller).
20061014	Generalizing the expression evaluator (used in the built-in
		debugger) to support parentheses and +-*/%^&|.
20061015	Removing the experimental tlb index hint code in
		mips_memory_v2p.c, since it didn't really have any effect.
20061017	Minor SH updates; adding the "sts pr,Rn", fcmp/gt, fneg,
		frchg, and some other instructions. Fixing missing sign-
		extension in an 8-bit load instruction.
20061019	Adding a simple dev_dreamcast_rtc.
		Implementing memory-mapped access to the SH ITLB/UTLB arrays.
20061021	Continuing on various SH and Dreamcast things: sh4 timers,
		debug messages for dev_pvr, fixing some virtual address
		translation bugs, adding the bsrf instruction.
		The NetBSD/dreamcast GENERIC_MD kernel now reaches userland :)
		Adding a dummy dev_dreamcast_asic.c (not really useful yet).
		Implementing simple support for Store Queues.
		Beginning on the PVR Tile Accelerator.
20061022	Generalizing the PVR framebuffer to support off-screen drawing,
		multiple bit-depths, etc. (A small speed penalty, but most
		likely worth it.)
		Adding more SH instructions (mulu.w, fcmp/eq, fsub, fmac,
		fschg, and some more); correcting bugs in "fsca" and "float".
20061024	Adding the SH ftrv (matrix * vector) instruction. Marcus
		Comstedt's "tatest" example runs :) (wireframe only).
		Correcting disassembly for SH floating point instructions that
		use the xd* registers.
		Adding the SH fsts instruction.
		In memory_device_dyntrans_access(), only the currently used
		range is now invalidated, and not the entire device range.
20061025	Adding a dummy AVR32 cpu mode skeleton.
20061026	Various Dreamcast updates; beginning on a Maple bus controller.
20061027	Continuing on the Maple bus. A bogus Controller, Keyboard, and
		Mouse can now be detected by NetBSD and KOS homebrew programs.
		Cleaning up the SH4 Timer Management Unit, and beginning on
		SH4 interrupts.
		Implementing the Dreamcast SYSASIC.
20061028	Continuing on the SYSASIC.
		Adding the SH fsqrt instruction.
		memory_sh.c now actually scans the ITLB.
		Fixing a bug in dev_sh4.c, related to associative writes into
		the memory-mapped UTLB array. NetBSD/dreamcast now reaches
		userland stably, and prints the "Terminal type?" message :-]
		Implementing enough of the Dreamcast keyboard to make NetBSD
		accept it for input.
		Enabling SuperH for stable (non-development) builds.
		Adding NetBSD/dreamcast to the documentation, although it
		doesn't support root-on-nfs yet.
20061029	Changing usleep(1) calls in the debugger to to usleep(10000)
		(according to Brian Foley, this makes GXemul run better on
		MacOS X).
		Making the Maple "Controller" do something (enough to barely
		interact with dcircus.elf).
20061030-31	Some progress on the PVR. More test programs start running (but
		with strange output).
		Various other SH4-related updates.
20061102	Various Dreamcast and SH4 updates; more KOS demos run now.
20061104	Adding a skeleton dev_mb8696x.c (the Dreamcast's LAN adapter).
20061105	Continuing on the MB8696x; NetBSD/dreamcast detects it as mbe0.
		Testing for the release.

==============  RELEASE 0.4.3  ==============


1 /* GXemul: $Id: sh4_exception.h,v 1.1 2006/10/07 00:36:50 debug Exp $ */
2 /* $NetBSD: exception.h,v 1.8 2006/03/04 01:55:03 uwe Exp $ */
3
4 /*-
5 * Copyright (c) 2002 The NetBSD Foundation, Inc.
6 * All rights reserved.
7 *
8 * Redistribution and use in source and binary forms, with or without
9 * modification, are permitted provided that the following conditions
10 * are met:
11 * 1. Redistributions of source code must retain the above copyright
12 * notice, this list of conditions and the following disclaimer.
13 * 2. Redistributions in binary form must reproduce the above copyright
14 * notice, this list of conditions and the following disclaimer in the
15 * documentation and/or other materials provided with the distribution.
16 * 3. All advertising materials mentioning features or use of this software
17 * must display the following acknowledgement:
18 * This product includes software developed by the NetBSD
19 * Foundation, Inc. and its contributors.
20 * 4. Neither the name of The NetBSD Foundation nor the names of its
21 * contributors may be used to endorse or promote products derived
22 * from this software without specific prior written permission.
23 *
24 * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS
25 * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED
26 * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR
27 * PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS
28 * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
29 * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
30 * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
31 * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
32 * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
33 * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
34 * POSSIBILITY OF SUCH DAMAGE.
35 */
36
37 #ifndef _SH3_EXCEPTION_H_
38 #define _SH3_EXCEPTION_H_
39 /*
40 * SH3/SH4 Exception handling.
41 */
42 /* #include <sh3/devreg.h> */
43
44 /* #ifdef _KERNEL */
45 #define SH3_TRA 0xffffffd0 /* 32bit */
46 #define SH3_EXPEVT 0xffffffd4 /* 32bit */
47 #define SH3_INTEVT 0xffffffd8 /* 32bit */
48 #define SH7709_INTEVT2 0xa4000000 /* 32bit */
49
50 #define SH4_TRA 0xff000020 /* 32bit */
51 #define SH4_EXPEVT 0xff000024 /* 32bit */
52 #define SH4_INTEVT 0xff000028 /* 32bit */
53
54 /*
55 * EXPEVT
56 */
57 /* Reset exception */
58 #define EXPEVT_RESET_POWER 0x000 /* Power-On reset */
59 #define EXPEVT_RESET_MANUAL 0x020 /* Manual reset */
60 #define EXPEVT_RESET_TLB_MULTI_HIT 0x140 /* SH4 only */
61
62 /* General exception */
63 #define EXPEVT_TLB_MISS_LD 0x040 /* TLB miss (load) */
64 #define EXPEVT_TLB_MISS_ST 0x060 /* TLB miss (store) */
65 #define EXPEVT_TLB_MOD 0x080 /* Initial page write */
66 #define EXPEVT_TLB_PROT_LD 0x0a0 /* Protection violation (load) */
67 #define EXPEVT_TLB_PROT_ST 0x0c0 /* Protection violation (store)*/
68 #define EXPEVT_ADDR_ERR_LD 0x0e0 /* Address error (load) */
69 #define EXPEVT_ADDR_ERR_ST 0x100 /* Address error (store) */
70 #define EXPEVT_FPU 0x120 /* FPU exception */
71 #define EXPEVT_TRAPA 0x160 /* Unconditional trap (TRAPA) */
72 #define EXPEVT_RES_INST 0x180 /* Illegal instruction */
73 #define EXPEVT_SLOT_INST 0x1a0 /* Illegal slot instruction */
74 #define EXPEVT_BREAK 0x1e0 /* User break */
75 #define EXPEVT_FPU_DISABLE 0x800 /* FPU disabled */
76 #define EXPEVT_FPU_SLOT_DISABLE 0x820 /* Slot FPU disabled */
77
78 /* Software bit */
79 #define EXP_USER 0x001 /* exception from user-mode */
80
81 #define _SH_TRA_BREAK 0xc3 /* magic number for debugger */
82
83 /*
84 * INTEVT/INTEVT2
85 */
86 /* External interrupt */
87 #define SH_INTEVT_NMI 0x1c0
88
89 #define SH_INTEVT_TMU0_TUNI0 0x400
90 #define SH_INTEVT_TMU1_TUNI1 0x420
91 #define SH_INTEVT_TMU2_TUNI2 0x440
92 #define SH_INTEVT_TMU2_TICPI2 0x460
93
94 #define SH_INTEVT_SCI_ERI 0x4e0
95 #define SH_INTEVT_SCI_RXI 0x500
96 #define SH_INTEVT_SCI_TXI 0x520
97 #define SH_INTEVT_SCI_TEI 0x540
98
99 #define SH_INTEVT_WDT_ITI 0x560
100
101 #define SH_INTEVT_IRL9 0x320
102 #define SH_INTEVT_IRL11 0x360
103 #define SH_INTEVT_IRL13 0x3a0
104
105 #define SH4_INTEVT_SCIF_ERI 0x700
106 #define SH4_INTEVT_SCIF_RXI 0x720
107 #define SH4_INTEVT_SCIF_BRI 0x740
108 #define SH4_INTEVT_SCIF_TXI 0x760
109
110 #define SH7709_INTEVT2_IRQ0 0x600
111 #define SH7709_INTEVT2_IRQ1 0x620
112 #define SH7709_INTEVT2_IRQ2 0x640
113 #define SH7709_INTEVT2_IRQ3 0x660
114 #define SH7709_INTEVT2_IRQ4 0x680
115 #define SH7709_INTEVT2_IRQ5 0x6a0
116
117 #define SH7709_INTEVT2_PINT07 0x700
118 #define SH7709_INTEVT2_PINT8F 0x720
119
120 #define SH7709_INTEVT2_DEI0 0x800
121 #define SH7709_INTEVT2_DEI1 0x820
122 #define SH7709_INTEVT2_DEI2 0x840
123 #define SH7709_INTEVT2_DEI3 0x860
124
125 #define SH7709_INTEVT2_IRDA_ERI 0x880
126 #define SH7709_INTEVT2_IRDA_RXI 0x8a0
127 #define SH7709_INTEVT2_IRDA_BRI 0x8c0
128 #define SH7709_INTEVT2_IRDA_TXI 0x8e0
129
130 #define SH7709_INTEVT2_SCIF_ERI 0x900
131 #define SH7709_INTEVT2_SCIF_RXI 0x920
132 #define SH7709_INTEVT2_SCIF_BRI 0x940
133 #define SH7709_INTEVT2_SCIF_TXI 0x960
134
135 #define SH7709_INTEVT2_ADC 0x980
136
137 /* SH7750R, SH7751, SH7751R */
138 #define SH4_INTEVT_IRL0 0x240
139 #define SH4_INTEVT_IRL1 0x2a0
140 #define SH4_INTEVT_IRL2 0x300
141 #define SH4_INTEVT_IRL3 0x360
142
143 #define SH4_INTEVT_IRQ0 0x200
144 #define SH4_INTEVT_IRQ1 0x220
145 #define SH4_INTEVT_IRQ2 0x240
146 #define SH4_INTEVT_IRQ3 0x260
147 #define SH4_INTEVT_IRQ4 0x280
148 #define SH4_INTEVT_IRQ5 0x2a0
149 #define SH4_INTEVT_IRQ6 0x2c0
150 #define SH4_INTEVT_IRQ7 0x2e0
151 #define SH4_INTEVT_IRQ8 0x300
152 #define SH4_INTEVT_IRQ9 0x320
153 #define SH4_INTEVT_IRQ10 0x340
154 #define SH4_INTEVT_IRQ11 0x360
155 #define SH4_INTEVT_IRQ12 0x380
156 #define SH4_INTEVT_IRQ13 0x3a0
157 #define SH4_INTEVT_IRQ14 0x3c0
158 #define SH4_INTEVT_IRQ15 0x3e0
159
160 #define SH4_INTEVT_TMU3 0xb00
161 #define SH4_INTEVT_TMU4 0xb80
162
163 #define SH4_INTEVT_PCISERR 0xa00
164 #define SH4_INTEVT_PCIERR 0xae0
165 #define SH4_INTEVT_PCIPWDWN 0xac0
166 #define SH4_INTEVT_PCIPWON 0xaa0
167 #define SH4_INTEVT_PCIDMA0 0xa80
168 #define SH4_INTEVT_PCIDMA1 0xa60
169 #define SH4_INTEVT_PCIDMA2 0xa40
170 #define SH4_INTEVT_PCIDMA3 0xa20
171
172 #ifndef _LOCORE
173 #if defined(SH3) && defined(SH4)
174 extern uint32_t __sh_TRA;
175 extern uint32_t __sh_EXPEVT;
176 extern uint32_t __sh_INTEVT;
177 #endif /* SH3 && SH4 */
178 #endif /* !_LOCORE */
179 /* #endif KERNEL */
180 #endif /* !_SH3_EXCEPTION_H_ */

  ViewVC Help
Powered by ViewVC 1.1.26