1 |
/* GXemul: $Id: gtreg.h,v 1.1 2006/07/21 16:55:41 debug Exp $ */ |
/* GXemul: $Id: gtreg.h,v 1.2 2006/08/13 08:34:06 debug Exp $ */ |
2 |
/* $NetBSD: gtreg.h,v 1.2 2005/12/24 20:07:03 perry Exp $ */ |
/* $NetBSD: gtreg.h,v 1.2 2005/12/24 20:07:03 perry Exp $ */ |
3 |
|
|
4 |
/* |
/* |
22 |
#define GT_PCI0IOHD_OFS 0x050 |
#define GT_PCI0IOHD_OFS 0x050 |
23 |
#define GT_PCI0M0LD_OFS 0x058 |
#define GT_PCI0M0LD_OFS 0x058 |
24 |
#define GT_PCI0M0HD_OFS 0x060 |
#define GT_PCI0M0HD_OFS 0x060 |
25 |
|
#define GT_PCI0M1LD_OFS 0x080 |
26 |
|
#define GT_PCI0M1HD_OFS 0x088 |
27 |
#define GT_PCI0IOREMAP_OFS 0x0f0 |
#define GT_PCI0IOREMAP_OFS 0x0f0 |
28 |
#define GT_PCI0M0REMAP_OFS 0x0f8 |
#define GT_PCI0M0REMAP_OFS 0x0f8 |
29 |
#define GT_PCI0M1REMAP_OFS 0x100 |
#define GT_PCI0M1REMAP_OFS 0x100 |
30 |
|
|
31 |
|
#define GT_N_DECODE_REGS (0x108 / 8) |
32 |
|
|
33 |
/* CPU Error Report Register Map */ |
/* CPU Error Report Register Map */ |
34 |
|
|
35 |
/* CPU Sync Barrier Register Map */ |
/* CPU Sync Barrier Register Map */ |