2 |
#define DEVICES_H |
#define DEVICES_H |
3 |
|
|
4 |
/* |
/* |
5 |
* Copyright (C) 2003-2005 Anders Gavare. All rights reserved. |
* Copyright (C) 2003-2006 Anders Gavare. All rights reserved. |
6 |
* |
* |
7 |
* Redistribution and use in source and binary forms, with or without |
* Redistribution and use in source and binary forms, with or without |
8 |
* modification, are permitted provided that the following conditions are met: |
* modification, are permitted provided that the following conditions are met: |
28 |
* SUCH DAMAGE. |
* SUCH DAMAGE. |
29 |
* |
* |
30 |
* |
* |
31 |
* $Id: devices.h,v 1.184 2005/10/03 01:07:48 debug Exp $ |
* $Id: devices.h,v 1.212 2006/06/16 18:31:26 debug Exp $ |
32 |
* |
* |
33 |
* Memory mapped devices. |
* Memory mapped devices. |
34 |
* |
* |
76 |
int dev_dec_ioasic_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr, unsigned char *data, size_t len, int writeflag, void *); |
int dev_dec_ioasic_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr, unsigned char *data, size_t len, int writeflag, void *); |
77 |
struct dec_ioasic_data *dev_dec_ioasic_init(struct cpu *cpu, struct memory *mem, uint64_t baseaddr, int rackmount_flag); |
struct dec_ioasic_data *dev_dec_ioasic_init(struct cpu *cpu, struct memory *mem, uint64_t baseaddr, int rackmount_flag); |
78 |
|
|
79 |
|
/* dev_algor.c: */ |
80 |
|
struct algor_data { |
81 |
|
uint64_t base_addr; |
82 |
|
}; |
83 |
|
|
84 |
/* dev_asc.c: */ |
/* dev_asc.c: */ |
85 |
#define DEV_ASC_DEC_LENGTH 0x40000 |
#define DEV_ASC_DEC_LENGTH 0x40000 |
86 |
#define DEV_ASC_PICA_LENGTH 0x1000 |
#define DEV_ASC_PICA_LENGTH 0x1000 |
110 |
int dev_au1x00_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr, unsigned char *data, size_t len, int writeflag, void *); |
int dev_au1x00_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr, unsigned char *data, size_t len, int writeflag, void *); |
111 |
struct au1x00_ic_data *dev_au1x00_init(struct machine *machine, struct memory *mem); |
struct au1x00_ic_data *dev_au1x00_init(struct machine *machine, struct memory *mem); |
112 |
|
|
113 |
|
/* dev_bebox.c: */ |
114 |
|
struct bebox_data { |
115 |
|
/* The 5 motherboard registers: */ |
116 |
|
uint32_t cpu0_int_mask; |
117 |
|
uint32_t cpu1_int_mask; |
118 |
|
uint32_t int_status; |
119 |
|
uint32_t xpi; |
120 |
|
uint32_t resets; |
121 |
|
}; |
122 |
|
|
123 |
/* dev_bt431.c: */ |
/* dev_bt431.c: */ |
124 |
#define DEV_BT431_LENGTH 0x20 |
#define DEV_BT431_LENGTH 0x20 |
125 |
#define DEV_BT431_NREGS 0x800 /* ? */ |
#define DEV_BT431_NREGS 0x800 /* ? */ |
148 |
int color_fb_flag, int irq_nr, int type); |
int color_fb_flag, int irq_nr, int type); |
149 |
|
|
150 |
/* dev_cons.c: */ |
/* dev_cons.c: */ |
|
#define DEV_CONS_ADDRESS 0x0000000010000000 |
|
|
#define DEV_CONS_LENGTH 0x0000000000000020 |
|
|
#define DEV_CONS_PUTGETCHAR 0x0000 |
|
|
#define DEV_CONS_HALT 0x0010 |
|
151 |
struct cons_data { |
struct cons_data { |
152 |
int console_handle; |
int console_handle; |
153 |
int irq_nr; |
int irq_nr; |
154 |
|
int in_use; |
155 |
}; |
}; |
156 |
|
|
157 |
/* dev_colorplanemask.c: */ |
/* dev_colorplanemask.c: */ |
162 |
void dev_colorplanemask_init(struct memory *mem, uint64_t baseaddr, |
void dev_colorplanemask_init(struct memory *mem, uint64_t baseaddr, |
163 |
unsigned char *color_plane_mask); |
unsigned char *color_plane_mask); |
164 |
|
|
165 |
|
/* dev_cpc700.c: */ |
166 |
|
struct cpc700_data { |
167 |
|
struct pci_data *pci_data; |
168 |
|
uint32_t sr; /* Status register (interrupt) */ |
169 |
|
uint32_t er; /* Enable register */ |
170 |
|
}; |
171 |
|
struct cpc700_data *dev_cpc700_init(struct machine *, struct memory *); |
172 |
|
|
173 |
/* dev_dc7085.c: */ |
/* dev_dc7085.c: */ |
174 |
#define DEV_DC7085_LENGTH 0x0000000000000080 |
#define DEV_DC7085_LENGTH 0x0000000000000080 |
175 |
/* see dc7085.h for more info */ |
/* see dc7085.h for more info */ |
197 |
int dev_decxmi_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr, unsigned char *data, size_t len, int writeflag, void *); |
int dev_decxmi_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr, unsigned char *data, size_t len, int writeflag, void *); |
198 |
void dev_decxmi_init(struct memory *mem, uint64_t baseaddr); |
void dev_decxmi_init(struct memory *mem, uint64_t baseaddr); |
199 |
|
|
200 |
/* dev_disk.c: */ |
/* dev_eagle.c: */ |
201 |
#define DEV_DISK_ADDRESS 0x13000000 |
struct pci_data *dev_eagle_init(struct machine *machine, struct memory *mem, |
202 |
|
int irqbase, int pciirq); |
|
/* dev_ether.c: */ |
|
|
#define DEV_ETHER_ADDRESS 0x14000000 |
|
|
#define DEV_ETHER_LENGTH 0x8000 |
|
203 |
|
|
204 |
/* dev_fb.c: */ |
/* dev_fb.c: */ |
|
#define DEV_FB_ADDRESS 0x12000000 /* Default for testmips */ |
|
205 |
#define DEV_FB_LENGTH 0x3c0000 /* 3c0000 to not colide with */ |
#define DEV_FB_LENGTH 0x3c0000 /* 3c0000 to not colide with */ |
206 |
/* turbochannel rom, */ |
/* turbochannel rom, */ |
207 |
/* otherwise size = 4MB */ |
/* otherwise size = 4MB */ |
208 |
|
/* Type: */ |
209 |
#define VFB_GENERIC 0 |
#define VFB_GENERIC 0 |
210 |
#define VFB_HPCMIPS 1 |
#define VFB_HPC 1 |
211 |
#define VFB_DEC_VFB01 2 |
#define VFB_DEC_VFB01 2 |
212 |
#define VFB_DEC_VFB02 3 |
#define VFB_DEC_VFB02 3 |
213 |
#define VFB_DEC_MAXINE 4 |
#define VFB_DEC_MAXINE 4 |
214 |
#define VFB_PLAYSTATION2 5 |
#define VFB_PLAYSTATION2 5 |
215 |
|
/* Extra flags: */ |
216 |
|
#define VFB_REVERSE_START 0x10000 |
217 |
struct vfb_data { |
struct vfb_data { |
218 |
int vfb_type; |
int vfb_type; |
219 |
|
|
223 |
int ysize; |
int ysize; |
224 |
int bit_depth; |
int bit_depth; |
225 |
int color32k; /* hack for 16-bit HPCmips */ |
int color32k; /* hack for 16-bit HPCmips */ |
226 |
int psp_15bit; /* plastation portable hack */ |
int psp_15bit; /* playstation portable hack */ |
227 |
|
|
228 |
unsigned char color_plane_mask; |
unsigned char color_plane_mask; |
229 |
|
|
240 |
/* RGB palette for <= 8 bit modes: (r,g,b bytes for each) */ |
/* RGB palette for <= 8 bit modes: (r,g,b bytes for each) */ |
241 |
unsigned char rgb_palette[256 * 3]; |
unsigned char rgb_palette[256 * 3]; |
242 |
|
|
243 |
|
void (*redraw_func)(struct vfb_data *, int, int); |
244 |
|
|
245 |
/* These should always be in sync: */ |
/* These should always be in sync: */ |
246 |
unsigned char *framebuffer; |
unsigned char *framebuffer; |
247 |
struct fb_window *fb_window; |
struct fb_window *fb_window; |
275 |
uint32_t timer_load[N_FOOTBRIDGE_TIMERS]; |
uint32_t timer_load[N_FOOTBRIDGE_TIMERS]; |
276 |
uint32_t timer_value[N_FOOTBRIDGE_TIMERS]; |
uint32_t timer_value[N_FOOTBRIDGE_TIMERS]; |
277 |
uint32_t timer_control[N_FOOTBRIDGE_TIMERS]; |
uint32_t timer_control[N_FOOTBRIDGE_TIMERS]; |
278 |
|
int timer_being_read; |
279 |
|
int timer_poll_mode; |
280 |
|
|
281 |
uint32_t irq_status; |
uint32_t irq_status; |
282 |
uint32_t irq_enable; |
uint32_t irq_enable; |
285 |
uint32_t fiq_enable; |
uint32_t fiq_enable; |
286 |
}; |
}; |
287 |
|
|
288 |
|
/* dev_gc.c: */ |
289 |
|
struct gc_data { |
290 |
|
int reassert_irq; |
291 |
|
uint32_t status_hi; |
292 |
|
uint32_t status_lo; |
293 |
|
uint32_t enable_hi; |
294 |
|
uint32_t enable_lo; |
295 |
|
}; |
296 |
|
struct gc_data *dev_gc_init(struct machine *, struct memory *, uint64_t addr, |
297 |
|
int reassert_irq); |
298 |
|
|
299 |
/* dev_gt.c: */ |
/* dev_gt.c: */ |
300 |
#define DEV_GT_LENGTH 0x1000 |
#define DEV_GT_LENGTH 0x1000 |
301 |
int dev_gt_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr, |
int dev_gt_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr, |
303 |
struct pci_data *dev_gt_init(struct machine *machine, struct memory *mem, |
struct pci_data *dev_gt_init(struct machine *machine, struct memory *mem, |
304 |
uint64_t baseaddr, int irq_nr, int pciirq, int type); |
uint64_t baseaddr, int irq_nr, int pciirq, int type); |
305 |
|
|
306 |
|
/* dev_i80321.c: */ |
307 |
|
struct i80321_data { |
308 |
|
/* Interrupt Controller */ |
309 |
|
int reassert_irq; |
310 |
|
uint32_t status; |
311 |
|
uint32_t enable; |
312 |
|
|
313 |
|
uint32_t pci_addr; |
314 |
|
struct pci_data *pci_bus; |
315 |
|
|
316 |
|
/* Memory Controller: */ |
317 |
|
uint32_t mcu_reg[0x100 / sizeof(uint32_t)]; |
318 |
|
}; |
319 |
|
|
320 |
/* dev_jazz.c: */ |
/* dev_jazz.c: */ |
321 |
#define DEV_JAZZ_LENGTH 0x280 |
#define DEV_JAZZ_LENGTH 0x280 |
322 |
struct jazz_data { |
struct jazz_data { |
370 |
/* dev_kn02.c: */ |
/* dev_kn02.c: */ |
371 |
struct kn02_csr { |
struct kn02_csr { |
372 |
uint8_t csr[sizeof(uint32_t)]; |
uint8_t csr[sizeof(uint32_t)]; |
373 |
uint8_t filler[4096 - sizeof(uint32_t)]; /* for bintrans mapping */ |
uint8_t filler[4096 - sizeof(uint32_t)]; /* for dyntrans mapping */ |
374 |
}; |
}; |
375 |
int dev_kn02_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr, unsigned char *data, size_t len, int writeflag, void *); |
int dev_kn02_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr, unsigned char *data, size_t len, int writeflag, void *); |
376 |
struct kn02_csr *dev_kn02_init(struct cpu *cpu, struct memory *mem, |
struct kn02_csr *dev_kn02_init(struct cpu *cpu, struct memory *mem, |
422 |
#define MC146818_ARC_NEC 2 |
#define MC146818_ARC_NEC 2 |
423 |
#define MC146818_ARC_JAZZ 3 |
#define MC146818_ARC_JAZZ 3 |
424 |
#define MC146818_SGI 4 |
#define MC146818_SGI 4 |
425 |
|
#define MC146818_CATS 5 |
426 |
|
#define MC146818_ALGOR 6 |
427 |
|
#define MC146818_PMPPC 7 |
428 |
/* see mc146818reg.h for more info */ |
/* see mc146818reg.h for more info */ |
429 |
void dev_mc146818_tick(struct cpu *cpu, void *); |
void dev_mc146818_tick(struct cpu *cpu, void *); |
430 |
int dev_mc146818_access(struct cpu *cpu, struct memory *mem, |
int dev_mc146818_access(struct cpu *cpu, struct memory *mem, |
486 |
int dev_pmagja_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr, unsigned char *data, size_t len, int writeflag, void *); |
int dev_pmagja_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr, unsigned char *data, size_t len, int writeflag, void *); |
487 |
void dev_pmagja_init(struct machine *machine, struct memory *mem, uint64_t baseaddr, int irq_nr); |
void dev_pmagja_init(struct machine *machine, struct memory *mem, uint64_t baseaddr, int irq_nr); |
488 |
|
|
489 |
|
/* dev_prep.c: */ |
490 |
|
struct prep_data { |
491 |
|
uint32_t int_status; |
492 |
|
}; |
493 |
|
|
494 |
/* dev_px.c: */ |
/* dev_px.c: */ |
495 |
struct px_data { |
struct px_data { |
496 |
struct memory *fb_mem; |
struct memory *fb_mem; |
511 |
#define DEV_PX_TYPE_PXGPLUS 2 |
#define DEV_PX_TYPE_PXGPLUS 2 |
512 |
#define DEV_PX_TYPE_PXGPLUSTURBO 3 |
#define DEV_PX_TYPE_PXGPLUSTURBO 3 |
513 |
#define DEV_PX_LENGTH 0x3c0000 |
#define DEV_PX_LENGTH 0x3c0000 |
514 |
int dev_px_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr, unsigned char *data, size_t len, int writeflag, void *); |
int dev_px_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr, |
515 |
void dev_px_init(struct machine *machine, struct memory *mem, uint64_t baseaddr, int px_type, int irq_nr); |
unsigned char *data, size_t len, int writeflag, void *); |
516 |
|
void dev_px_init(struct machine *machine, struct memory *mem, uint64_t baseaddr, |
517 |
|
int px_type, int irq_nr); |
518 |
|
|
519 |
/* dev_ram.c: */ |
/* dev_ram.c: */ |
520 |
#define DEV_RAM_RAM 0 |
#define DEV_RAM_RAM 0 |
521 |
#define DEV_RAM_MIRROR 1 |
#define DEV_RAM_MIRROR 1 |
522 |
int dev_ram_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr, unsigned char *data, size_t len, int writeflag, void *); |
#define DEV_RAM_MIGHT_POINT_TO_DEVICES 0x10 |
523 |
void dev_ram_init(struct memory *mem, uint64_t baseaddr, uint64_t length, int mode, uint64_t otheraddr); |
int dev_ram_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr, |
524 |
|
unsigned char *data, size_t len, int writeflag, void *); |
525 |
|
void dev_ram_init(struct machine *machine, uint64_t baseaddr, uint64_t length, |
526 |
|
int mode, uint64_t otheraddr); |
527 |
|
|
528 |
/* dev_scc.c: */ |
/* dev_scc.c: */ |
529 |
#define DEV_SCC_LENGTH 0x1000 |
#define DEV_SCC_LENGTH 0x1000 |
530 |
int dev_scc_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr, unsigned char *data, size_t len, int writeflag, void *); |
int dev_scc_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr, |
531 |
int dev_scc_dma_func(struct cpu *cpu, void *extra, uint64_t addr, size_t dma_len, int tx); |
unsigned char *data, size_t len, int writeflag, void *); |
532 |
void *dev_scc_init(struct machine *machine, struct memory *mem, uint64_t baseaddr, int irq_nr, int use_fb, int scc_nr, int addrmul); |
int dev_scc_dma_func(struct cpu *cpu, void *extra, uint64_t addr, |
533 |
|
size_t dma_len, int tx); |
534 |
|
void *dev_scc_init(struct machine *machine, struct memory *mem, |
535 |
|
uint64_t baseaddr, int irq_nr, int use_fb, int scc_nr, int addrmul); |
536 |
|
|
537 |
/* dev_sfb.c: */ |
/* dev_sfb.c: */ |
538 |
#define DEV_SFB_LENGTH 0x400000 |
#define DEV_SFB_LENGTH 0x400000 |
539 |
int dev_sfb_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr, unsigned char *data, size_t len, int writeflag, void *); |
int dev_sfb_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr, |
540 |
void dev_sfb_init(struct machine *machine, struct memory *mem, uint64_t baseaddr, struct vfb_data *vfb_data); |
unsigned char *data, size_t len, int writeflag, void *); |
541 |
|
void dev_sfb_init(struct machine *machine, struct memory *mem, |
542 |
|
uint64_t baseaddr, struct vfb_data *vfb_data); |
543 |
|
|
544 |
/* dev_sgi_gbe.c: */ |
/* dev_sgi_gbe.c: */ |
545 |
#define DEV_SGI_GBE_LENGTH 0x1000000 |
#define DEV_SGI_GBE_LENGTH 0x1000000 |
546 |
int dev_sgi_gbe_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr, unsigned char *data, size_t len, int writeflag, void *); |
int dev_sgi_gbe_access(struct cpu *cpu, struct memory *mem, |
547 |
void dev_sgi_gbe_init(struct machine *machine, struct memory *mem, uint64_t baseaddr); |
uint64_t relative_addr, unsigned char *data, size_t len, int writeflag, |
548 |
|
void *); |
549 |
|
void dev_sgi_gbe_init(struct machine *machine, struct memory *mem, |
550 |
|
uint64_t baseaddr); |
551 |
|
|
552 |
/* dev_sgi_ip20.c: */ |
/* dev_sgi_ip20.c: */ |
553 |
#define DEV_SGI_IP20_LENGTH 0x40 |
#define DEV_SGI_IP20_LENGTH 0x40 |
617 |
struct mace_data *dev_mace_init(struct memory *mem, uint64_t baseaddr, int irqnr); |
struct mace_data *dev_mace_init(struct memory *mem, uint64_t baseaddr, int irqnr); |
618 |
#define DEV_MACEPCI_LENGTH 0x1000 |
#define DEV_MACEPCI_LENGTH 0x1000 |
619 |
int dev_macepci_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr, unsigned char *data, size_t len, int writeflag, void *); |
int dev_macepci_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr, unsigned char *data, size_t len, int writeflag, void *); |
620 |
struct pci_data *dev_macepci_init(struct memory *mem, uint64_t baseaddr, int pciirq); |
struct pci_data *dev_macepci_init(struct machine *machine, struct memory *mem, uint64_t baseaddr, int pciirq); |
621 |
#define DEV_SGI_MEC_LENGTH 0x1000 |
#define DEV_SGI_MEC_LENGTH 0x1000 |
622 |
int dev_sgi_mec_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr, unsigned char *data, size_t len, int writeflag, void *); |
int dev_sgi_mec_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr, unsigned char *data, size_t len, int writeflag, void *); |
623 |
void dev_sgi_mec_init(struct machine *machine, struct memory *mem, uint64_t baseaddr, int irq_nr, unsigned char *macaddr); |
void dev_sgi_mec_init(struct machine *machine, struct memory *mem, uint64_t baseaddr, int irq_nr, unsigned char *macaddr); |
648 |
int slot_nr, uint64_t baseaddr, uint64_t endaddr, char *device_name, |
int slot_nr, uint64_t baseaddr, uint64_t endaddr, char *device_name, |
649 |
int irq); |
int irq); |
650 |
|
|
651 |
|
/* dev_uninorth.c: */ |
652 |
|
struct pci_data *dev_uninorth_init(struct machine *machine, struct memory *mem, |
653 |
|
uint64_t addr, int irqbase, int pciirq); |
654 |
|
|
655 |
|
/* dev_v3.c: */ |
656 |
|
struct v3_data { |
657 |
|
struct pci_data *pci_data; |
658 |
|
uint16_t lb_map0; |
659 |
|
}; |
660 |
|
struct v3_data *dev_v3_init(struct machine *, struct memory *); |
661 |
|
|
662 |
/* dev_vga.c: */ |
/* dev_vga.c: */ |
663 |
int dev_vga_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr, |
int dev_vga_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr, |
664 |
unsigned char *data, size_t len, int writeflag, void *); |
unsigned char *data, size_t len, int writeflag, void *); |
671 |
int cpumodel; |
int cpumodel; |
672 |
|
|
673 |
int kiu_console_handle; |
int kiu_console_handle; |
674 |
int kiu_offset; |
uint32_t kiu_offset; |
675 |
int kiu_irq_nr; |
int kiu_irq_nr; |
676 |
int kiu_int_assert; |
int kiu_int_assert; |
677 |
int d0; |
int d0; |
704 |
int dev_wdsc_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr, unsigned char *data, size_t len, int writeflag, void *); |
int dev_wdsc_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr, unsigned char *data, size_t len, int writeflag, void *); |
705 |
void dev_wdsc_init(struct machine *machine, struct memory *mem, uint64_t baseaddr, int controller_nr, int irq_nr); |
void dev_wdsc_init(struct machine *machine, struct memory *mem, uint64_t baseaddr, int controller_nr, int irq_nr); |
706 |
|
|
|
/* dev_zs.c: */ |
|
|
#define DEV_ZS_LENGTH 0x10 |
|
|
int dev_zs_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr, |
|
|
unsigned char *data, size_t len, int writeflag, void *); |
|
|
int dev_zs_init(struct machine *machine, struct memory *mem, uint64_t baseaddr, |
|
|
int irq_nr, int addrmult, char *name); |
|
|
|
|
707 |
/* lk201.c: */ |
/* lk201.c: */ |
708 |
struct lk201_data { |
struct lk201_data { |
709 |
int use_fb; |
int use_fb; |