/[gxemul]/trunk/src/include/cpu_sh.h
This is repository of my old source code which isn't updated any more. Go to git.rot13.org for current projects!
ViewVC logotype

Diff of /trunk/src/include/cpu_sh.h

Parent Directory Parent Directory | Revision Log Revision Log | View Patch Patch

revision 30 by dpavlin, Mon Oct 8 16:20:40 2007 UTC revision 32 by dpavlin, Mon Oct 8 16:20:58 2007 UTC
# Line 28  Line 28 
28   *  SUCH DAMAGE.   *  SUCH DAMAGE.
29   *   *
30   *   *
31   *  $Id: cpu_sh.h,v 1.21 2006/07/25 21:49:14 debug Exp $   *  $Id: cpu_sh.h,v 1.33 2006/10/27 15:51:37 debug Exp $
32     *
33     *  Note: Many things here are SH4-specific, so it probably doesn't work
34     *        for SH3 emulation.
35   */   */
36    
37  #include "misc.h"  #include "misc.h"
38    #include "sh4_cpu.h"
39    
40    
41  struct cpu_family;  struct cpu_family;
# Line 40  struct cpu_family; Line 44  struct cpu_family;
44  struct sh_cpu_type_def {  struct sh_cpu_type_def {
45          char            *name;          char            *name;
46          int             bits;          int             bits;
47            int             arch;
48            uint32_t        pvr;
49            uint32_t        prr;
50  };  };
51    
52  #define SH_CPU_TYPE_DEFS        {       \  #define SH_CPU_TYPE_DEFS                {           \
53          { "SH3", 32 },                  \          { "SH7750", 32, 4, SH4_PVR_SH7750, 0     }, \
54          { "SH4", 32 },                  \          { "SH5",    64, 5, 0,              0     }, \
55          { "SH5", 64 },                  \          { NULL,      0, 0, 0,              0     }  }
         { NULL, 0 } }  
56    
57    
58  /*  /*
# Line 63  struct sh_cpu_type_def { Line 69  struct sh_cpu_type_def {
69  #define SH_ADDR_TO_PAGENR(a)            ((a) >> (SH_IC_ENTRIES_SHIFT \  #define SH_ADDR_TO_PAGENR(a)            ((a) >> (SH_IC_ENTRIES_SHIFT \
70                                          + SH_INSTR_ALIGNMENT_SHIFT))                                          + SH_INSTR_ALIGNMENT_SHIFT))
71    
72  #define SH_L2N          17  DYNTRANS_MISC_DECLARATIONS(sh,SH,uint32_t)
 #define SH_L3N          18  
   
 DYNTRANS_MISC_DECLARATIONS(sh,SH,uint64_t)  
 DYNTRANS_MISC64_DECLARATIONS(sh,SH,uint8_t)  
73    
74  #define SH_MAX_VPH_TLB_ENTRIES          128  #define SH_MAX_VPH_TLB_ENTRIES          128
75    
76    
77  #define SH_N_GPRS               64  #define SH_N_GPRS               16
78    #define SH_N_GPRS_BANKED        8
79    #define SH_N_FPRS               16
80    
81    #define SH_N_ITLB_ENTRIES       4
82    #define SH_N_UTLB_ENTRIES       64
83    
84    
85  struct sh_cpu {  struct sh_cpu {
# Line 81  struct sh_cpu { Line 88  struct sh_cpu {
88          /*  compact = 1 if currently executing 16-bit long opcodes  */          /*  compact = 1 if currently executing 16-bit long opcodes  */
89          int             compact;          int             compact;
90    
91          uint32_t        r_otherbank[8];          /*  General Purpose Registers:  */
92            uint32_t        r[SH_N_GPRS];
93          uint64_t        r[SH_N_GPRS];          uint32_t        r_bank[SH_N_GPRS_BANKED];
94    
95            /*  Floating-Point Registers:  */
96            uint32_t        fr[SH_N_FPRS];
97            uint32_t        xf[SH_N_FPRS];  /*  "Other bank."  */
98    
99          uint32_t        mach;           /*  Multiply-Accumulate High  */          uint32_t        mach;           /*  Multiply-Accumulate High  */
100          uint32_t        macl;           /*  Multiply-Accumulate Low  */          uint32_t        macl;           /*  Multiply-Accumulate Low  */
# Line 98  struct sh_cpu { Line 109  struct sh_cpu {
109          uint32_t        sgr;            /*  Saved General Register  */          uint32_t        sgr;            /*  Saved General Register  */
110          uint32_t        dbr;            /*  Debug Base Register  */          uint32_t        dbr;            /*  Debug Base Register  */
111    
112            /*  Cache control:  */
113            uint32_t        ccr;            /*  Cache Control Register  */
114            uint32_t        qacr0;          /*  Queue Address Control Register 0  */
115            uint32_t        qacr1;          /*  Queue Address Control Register 1  */
116    
117            /*  MMU/TLB registers:  */
118            uint32_t        pteh;           /*  Page Table Entry High  */
119            uint32_t        ptel;           /*  Page Table Entry Low  */
120            uint32_t        ptea;           /*  Page Table Entry A  */
121            uint32_t        ttb;            /*  Translation Table Base  */
122            uint32_t        tea;            /*  TLB Exception Address Register  */
123            uint32_t        mmucr;          /*  MMU Control Register  */
124            uint32_t        itlb_hi[SH_N_ITLB_ENTRIES];
125            uint32_t        itlb_lo[SH_N_ITLB_ENTRIES];
126            uint32_t        utlb_hi[SH_N_UTLB_ENTRIES];
127            uint32_t        utlb_lo[SH_N_UTLB_ENTRIES];
128    
129            /*  Exception handling:  */
130            uint32_t        tra;            /*  TRAPA Exception Register  */
131            uint32_t        expevt;         /*  Exception Event Register  */
132            uint32_t        intevt;         /*  Interrupt Event Register  */
133    
134            /*  Interrupt controller:  */
135            uint16_t        intc_ipra;      /*  Interrupt Priority Registers  */
136            uint16_t        intc_iprb;
137            uint16_t        intc_iprc;
138            int16_t         int_to_assert;  /*  Calculated int to assert  */
139            int             int_level;      /*  Calculated int level  */
140            uint32_t        int_pending[0x1000 / 0x20 / (sizeof(uint32_t)*8)];
141    
142            /*  Timer/clock functionality:  */
143            int             pclock;
144    
145    
146          /*          /*
147           *  Instruction translation cache and Virtual->Physical->Host           *  Instruction translation cache and Virtual->Physical->Host
# Line 106  struct sh_cpu { Line 150  struct sh_cpu {
150          DYNTRANS_ITC(sh)          DYNTRANS_ITC(sh)
151          VPH_TLBS(sh,SH)          VPH_TLBS(sh,SH)
152          VPH32(sh,SH,uint64_t,uint8_t)          VPH32(sh,SH,uint64_t,uint8_t)
         VPH64(sh,SH,uint8_t)  
153  };  };
154    
155    
# Line 122  struct sh_cpu { Line 165  struct sh_cpu {
165  #define SH_SR_RB                0x20000000      /*  Register Bank 0/1  */  #define SH_SR_RB                0x20000000      /*  Register Bank 0/1  */
166  #define SH_SR_MD                0x40000000      /*  Privileged Mode  */  #define SH_SR_MD                0x40000000      /*  Privileged Mode  */
167    
168    /*  Floating-point status/control register bits:  */
169    #define SH_FPSCR_RM_MASK        0x00000003      /*  Rounding Mode  */
170    #define    SH_FPSCR_RM_NEAREST         0x0      /*  Round to nearest  */
171    #define    SH_FPSCR_RM_ZERO            0x1      /*  Round to zero  */
172    #define SH_FPSCR_INEXACT        0x00000004      /*  Inexact exception  */
173    #define SH_FPSCR_UNDERFLOW      0x00000008      /*  Underflow exception  */
174    #define SH_FPSCR_OVERFLOW       0x00000010      /*  Overflow exception  */
175    #define SH_FPSCR_DIV_BY_ZERO    0x00000020      /*  Div by zero exception  */
176    #define SH_FPSCR_INVALID        0x00000040      /*  Invalid exception  */
177    #define SH_FPSCR_EN_INEXACT     0x00000080      /*  Inexact enable  */
178    #define SH_FPSCR_EN_UNDERFLOW   0x00000100      /*  Underflow enable  */
179    #define SH_FPSCR_EN_OVERFLOW    0x00000200      /*  Overflow enable  */
180    #define SH_FPSCR_EN_DIV_BY_ZERO 0x00000400      /*  Div by zero enable  */
181    #define SH_FPSCR_EN_INVALID     0x00000800      /*  Invalid enable  */
182    #define SH_FPSCR_CAUSE_INEXACT  0x00001000      /*  Cause Inexact  */
183    #define SH_FPSCR_CAUSE_UNDERFLOW 0x00002000     /*  Cause Underflow  */
184    #define SH_FPSCR_CAUSE_OVERFLOW 0x00004000      /*  Cause Overflow  */
185    #define SH_FPSCR_CAUSE_DIVBY0   0x00008000      /*  Cause Div by 0  */
186    #define SH_FPSCR_CAUSE_INVALID  0x00010000      /*  Cause Invalid  */
187    #define SH_FPSCR_CAUSE_ERROR    0x00020000      /*  Cause Error  */
188    #define SH_FPSCR_DN_ZERO        0x00040000      /*  Denormalization Mode  */
189    #define SH_FPSCR_PR             0x00080000      /*  Double-Precision Mode  */
190    #define SH_FPSCR_SZ             0x00100000      /*  Double-Precision Size  */
191    #define SH_FPSCR_FR             0x00200000      /*  Register Bank Select  */
192    
193    
194  /*  cpu_sh.c:  */  /*  cpu_sh.c:  */
195    int sh_cpu_instruction_has_delayslot(struct cpu *cpu, unsigned char *ib);
196  int sh_run_instr(struct cpu *cpu);  int sh_run_instr(struct cpu *cpu);
197  void sh_update_translation_table(struct cpu *cpu, uint64_t vaddr_page,  void sh_update_translation_table(struct cpu *cpu, uint64_t vaddr_page,
198          unsigned char *host_page, int writeflag, uint64_t paddr_page);          unsigned char *host_page, int writeflag, uint64_t paddr_page);
# Line 140  int sh_memory_rw(struct cpu *cpu, struct Line 209  int sh_memory_rw(struct cpu *cpu, struct
209  int sh_cpu_family_init(struct cpu_family *);  int sh_cpu_family_init(struct cpu_family *);
210    
211  void sh_update_sr(struct cpu *cpu, uint32_t new_sr);  void sh_update_sr(struct cpu *cpu, uint32_t new_sr);
212    void sh_exception(struct cpu *cpu, int expevt, int intevt, uint32_t vaddr);
213    
214  /*  memory_sh.c:  */  /*  memory_sh.c:  */
215  int sh_translate_v2p(struct cpu *cpu, uint64_t vaddr,  int sh_translate_v2p(struct cpu *cpu, uint64_t vaddr,
Legend:
Removed from v.30  
changed lines
  Added in v.32
  ViewVC Help
Powered by ViewVC 1.1.26