/[gxemul]/trunk/src/include/cpu_sh.h
This is repository of my old source code which isn't updated any more. Go to git.rot13.org for current projects!
ViewVC logotype

Diff of /trunk/src/include/cpu_sh.h

Parent Directory Parent Directory | Revision Log Revision Log | View Patch Patch

revision 20 by dpavlin, Mon Oct 8 16:19:23 2007 UTC revision 40 by dpavlin, Mon Oct 8 16:22:11 2007 UTC
# Line 2  Line 2 
2  #define CPU_SH_H  #define CPU_SH_H
3    
4  /*  /*
5   *  Copyright (C) 2005  Anders Gavare.  All rights reserved.   *  Copyright (C) 2005-2007  Anders Gavare.  All rights reserved.
6   *   *
7   *  Redistribution and use in source and binary forms, with or without   *  Redistribution and use in source and binary forms, with or without
8   *  modification, are permitted provided that the following conditions are met:   *  modification, are permitted provided that the following conditions are met:
# Line 28  Line 28 
28   *  SUCH DAMAGE.   *  SUCH DAMAGE.
29   *   *
30   *   *
31   *  $Id: cpu_sh.h,v 1.10 2005/11/16 21:15:19 debug Exp $   *  $Id: cpu_sh.h,v 1.41 2007/04/28 09:19:34 debug Exp $
32     *
33     *  Note: Many things here are SH4-specific, so it probably doesn't work
34     *        for SH3 emulation.
35   */   */
36    
37    #include "interrupt.h"
38  #include "misc.h"  #include "misc.h"
39    #include "sh4_cpu.h"
40    
41    
42  struct cpu_family;  struct cpu_family;
43    
44    /*  SH CPU types:  */
45    struct sh_cpu_type_def {
46            char            *name;
47            int             bits;
48            int             arch;
49            uint32_t        pvr;
50            uint32_t        prr;
51    };
52    
53    #define SH_CPU_TYPE_DEFS                                {           \
54            { "SH7750",  32, 4, SH4_PVR_SH7750, 0                    }, \
55            { "SH7750R", 32, 4, SH4_PVR_SH7750, SH4_PRR_7750R        }, \
56            { "SH7751R", 32, 4, SH4_PVR_SH7751, SH4_PRR_7751R        }, \
57            { "SH5",     64, 5, 0,              0                    }, \
58            { NULL,       0, 0, 0,              0                    }  }
59    
60    
61    /*
62     *  TODO: Figure out how to nicely support multiple instruction encodings!
63     *  For now, I'm reverting this to SH4. SH5 will have to wait until later.
64     */
65    
66  #define SH_N_IC_ARGS                    3  #define SH_N_IC_ARGS                    2       /*  3 for SH5/SH64  */
67  #define SH_INSTR_ALIGNMENT_SHIFT        2  #define SH_INSTR_ALIGNMENT_SHIFT        1       /*  2 for SH5/SH64  */
68  #define SH_IC_ENTRIES_SHIFT             10  #define SH_IC_ENTRIES_SHIFT             11      /*  10 for SH5/SH64  */
69  #define SH_IC_ENTRIES_PER_PAGE          (1 << SH_IC_ENTRIES_SHIFT)  #define SH_IC_ENTRIES_PER_PAGE          (1 << SH_IC_ENTRIES_SHIFT)
70  #define SH_PC_TO_IC_ENTRY(a)            (((a)>>SH_INSTR_ALIGNMENT_SHIFT) \  #define SH_PC_TO_IC_ENTRY(a)            (((a)>>SH_INSTR_ALIGNMENT_SHIFT) \
71                                          & (SH_IC_ENTRIES_PER_PAGE-1))                                          & (SH_IC_ENTRIES_PER_PAGE-1))
72  #define SH_ADDR_TO_PAGENR(a)            ((a) >> (SH_IC_ENTRIES_SHIFT \  #define SH_ADDR_TO_PAGENR(a)            ((a) >> (SH_IC_ENTRIES_SHIFT \
73                                          + SH_INSTR_ALIGNMENT_SHIFT))                                          + SH_INSTR_ALIGNMENT_SHIFT))
74    
75  struct sh_instr_call {  DYNTRANS_MISC_DECLARATIONS(sh,SH,uint32_t)
         void    (*f)(struct cpu *, struct sh_instr_call *);  
         size_t  arg[SH_N_IC_ARGS];  
 };  
76    
77  /*  Translation cache struct for each physical page:  */  #define SH_MAX_VPH_TLB_ENTRIES          128
 struct sh_tc_physpage {  
         struct sh_instr_call ics[SH_IC_ENTRIES_PER_PAGE + 1];  
         uint32_t        next_ofs;       /*  or 0 for end of chain  */  
         int             flags;  
         uint64_t        physaddr;  
 };  
78    
 #define SH_N_VPH_ENTRIES                1048576  
79    
80  #define SH_MAX_VPH_TLB_ENTRIES          256  #define SH_N_GPRS               16
81  struct sh_vpg_tlb_entry {  #define SH_N_GPRS_BANKED        8
82          uint8_t         valid;  #define SH_N_FPRS               16
         uint8_t         writeflag;  
         int64_t         timestamp;  
         uint64_t        vaddr_page;  
         uint64_t        paddr_page;  
         unsigned char   *host_page;  
 };  
83    
84  struct sh_cpu {  #define SH_N_ITLB_ENTRIES       4
85          int             bits;  #define SH_N_UTLB_ENTRIES       64
         int             compact;  
86    
87          uint64_t        r[64];  #define SH_INVALID_INSTR        0x00fb
88    
89    
90          /*  struct sh_cpu {
91           *  Instruction translation cache:          struct sh_cpu_type_def cpu_type;
92           */  
93            /*  compact = 1 if currently executing 16-bit long opcodes  */
94            int             compact;
95    
96            /*  General Purpose Registers:  */
97            uint32_t        r[SH_N_GPRS];
98            uint32_t        r_bank[SH_N_GPRS_BANKED];
99    
100            /*  Floating-Point Registers:  */
101            uint32_t        fr[SH_N_FPRS];
102            uint32_t        xf[SH_N_FPRS];  /*  "Other bank."  */
103    
104            uint32_t        mach;           /*  Multiply-Accumulate High  */
105            uint32_t        macl;           /*  Multiply-Accumulate Low  */
106            uint32_t        pr;             /*  Procedure Register  */
107            uint32_t        fpscr;          /*  Floating-point Status/Control  */
108            uint32_t        fpul;           /*  Floating-point Communication Reg  */
109            uint32_t        sr;             /*  Status Register  */
110            uint32_t        ssr;            /*  Saved Status Register  */
111            uint32_t        spc;            /*  Saved PC  */
112            uint32_t        gbr;            /*  Global Base Register  */
113            uint32_t        vbr;            /*  Vector Base Register  */
114            uint32_t        sgr;            /*  Saved General Register  */
115            uint32_t        dbr;            /*  Debug Base Register  */
116    
117            /*  Cache control:  */
118            uint32_t        ccr;            /*  Cache Control Register  */
119            uint32_t        qacr0;          /*  Queue Address Control Register 0  */
120            uint32_t        qacr1;          /*  Queue Address Control Register 1  */
121    
122            /*  MMU/TLB registers:  */
123            uint32_t        pteh;           /*  Page Table Entry High  */
124            uint32_t        ptel;           /*  Page Table Entry Low  */
125            uint32_t        ptea;           /*  Page Table Entry A  */
126            uint32_t        ttb;            /*  Translation Table Base  */
127            uint32_t        tea;            /*  TLB Exception Address Register  */
128            uint32_t        mmucr;          /*  MMU Control Register  */
129            uint32_t        itlb_hi[SH_N_ITLB_ENTRIES];
130            uint32_t        itlb_lo[SH_N_ITLB_ENTRIES];
131            uint32_t        utlb_hi[SH_N_UTLB_ENTRIES];
132            uint32_t        utlb_lo[SH_N_UTLB_ENTRIES];
133    
134            /*  Exception handling:  */
135            uint32_t        tra;            /*  TRAPA Exception Register  */
136            uint32_t        expevt;         /*  Exception Event Register  */
137            uint32_t        intevt;         /*  Interrupt Event Register  */
138    
139            /*  Interrupt controller:  */
140            uint16_t        intc_ipra;      /*  Interrupt Priority Registers  */
141            uint16_t        intc_iprb;
142            uint16_t        intc_iprc;
143            uint16_t        intc_iprd;
144            uint32_t        intc_intpri00;
145            uint32_t        intc_intpri04;
146            uint32_t        intc_intpri08;
147            uint32_t        intc_intpri0c;
148            uint32_t        intc_intreq00;
149            uint32_t        intc_intreq04;
150            uint32_t        intc_intmsk00;
151            uint32_t        intc_intmsk04;
152            /*  Cached and calculated values:  */
153            uint8_t         int_prio_and_pending[0x1000 / 0x20];
154            int16_t         int_to_assert;  /*  Calculated int to assert  */
155            unsigned int    int_level;      /*  Calculated int level  */
156    
157            /*  Timer/clock functionality:  */
158            int             pclock;
159    
160            /*  DMA Controller: (4 channels)  */
161            uint32_t        dmac_sar[4];
162            uint32_t        dmac_dar[4];
163            uint32_t        dmac_tcr[4];
164            uint32_t        dmac_chcr[4];
165    
166          /*  cur_ic_page is a pointer to an array of SH_IC_ENTRIES_PER_PAGE          /*  PCI controller:  */
167              instruction call entries. next_ic points to the next such          struct pci_data *pcic_pcibus;
             call to be executed.  */  
         struct sh_tc_physpage   *cur_physpage;  
         struct sh_instr_call    *cur_ic_page;  
         struct sh_instr_call    *next_ic;  
168    
         void                    (*combination_check)(struct cpu *,  
                                     struct sh_instr_call *, int low_addr);  
169    
170          /*          /*
171           *  Virtual -> physical -> host address translation:           *  Instruction translation cache and Virtual->Physical->Host
172           *           *  address translation:
          *  host_load and host_store point to arrays of SH_N_VPH_ENTRIES  
          *  pointers (to host pages); phys_addr points to an array of  
          *  SH_N_VPH_ENTRIES uint32_t.  
173           */           */
174            DYNTRANS_ITC(sh)
175          struct sh_vpg_tlb_entry  vph_tlb_entry[SH_MAX_VPH_TLB_ENTRIES];          VPH_TLBS(sh,SH)
176          unsigned char            *host_load[SH_N_VPH_ENTRIES];          VPH32(sh,SH,uint32_t,uint8_t)
         unsigned char            *host_store[SH_N_VPH_ENTRIES];  
         uint32_t                 phys_addr[SH_N_VPH_ENTRIES];  
         struct sh_tc_physpage    *phys_page[SH_N_VPH_ENTRIES];  
   
         uint32_t                 phystranslation[SH_N_VPH_ENTRIES/32];  
         uint8_t                  vaddr_to_tlbindex[SH_N_VPH_ENTRIES];  
177  };  };
178    
179    
180    /*  Status register bits:  */
181    #define SH_SR_T                 0x00000001      /*  True/false  */
182    #define SH_SR_S                 0x00000002      /*  Saturation  */
183    #define SH_SR_IMASK             0x000000f0      /*  Interrupt mask  */
184    #define SH_SR_IMASK_SHIFT               4
185    #define SH_SR_Q                 0x00000100      /*  State for Divide Step  */
186    #define SH_SR_M                 0x00000200      /*  State for Divide Step  */
187    #define SH_SR_FD                0x00008000      /*  FPU Disable  */
188    #define SH_SR_BL                0x10000000      /*  Exception/Interrupt Block */
189    #define SH_SR_RB                0x20000000      /*  Register Bank 0/1  */
190    #define SH_SR_MD                0x40000000      /*  Privileged Mode  */
191    
192    /*  Floating-point status/control register bits:  */
193    #define SH_FPSCR_RM_MASK        0x00000003      /*  Rounding Mode  */
194    #define    SH_FPSCR_RM_NEAREST         0x0      /*  Round to nearest  */
195    #define    SH_FPSCR_RM_ZERO            0x1      /*  Round to zero  */
196    #define SH_FPSCR_INEXACT        0x00000004      /*  Inexact exception  */
197    #define SH_FPSCR_UNDERFLOW      0x00000008      /*  Underflow exception  */
198    #define SH_FPSCR_OVERFLOW       0x00000010      /*  Overflow exception  */
199    #define SH_FPSCR_DIV_BY_ZERO    0x00000020      /*  Div by zero exception  */
200    #define SH_FPSCR_INVALID        0x00000040      /*  Invalid exception  */
201    #define SH_FPSCR_EN_INEXACT     0x00000080      /*  Inexact enable  */
202    #define SH_FPSCR_EN_UNDERFLOW   0x00000100      /*  Underflow enable  */
203    #define SH_FPSCR_EN_OVERFLOW    0x00000200      /*  Overflow enable  */
204    #define SH_FPSCR_EN_DIV_BY_ZERO 0x00000400      /*  Div by zero enable  */
205    #define SH_FPSCR_EN_INVALID     0x00000800      /*  Invalid enable  */
206    #define SH_FPSCR_CAUSE_INEXACT  0x00001000      /*  Cause Inexact  */
207    #define SH_FPSCR_CAUSE_UNDERFLOW 0x00002000     /*  Cause Underflow  */
208    #define SH_FPSCR_CAUSE_OVERFLOW 0x00004000      /*  Cause Overflow  */
209    #define SH_FPSCR_CAUSE_DIVBY0   0x00008000      /*  Cause Div by 0  */
210    #define SH_FPSCR_CAUSE_INVALID  0x00010000      /*  Cause Invalid  */
211    #define SH_FPSCR_CAUSE_ERROR    0x00020000      /*  Cause Error  */
212    #define SH_FPSCR_DN_ZERO        0x00040000      /*  Denormalization Mode  */
213    #define SH_FPSCR_PR             0x00080000      /*  Double-Precision Mode  */
214    #define SH_FPSCR_SZ             0x00100000      /*  Double-Precision Size  */
215    #define SH_FPSCR_FR             0x00200000      /*  Register Bank Select  */
216    
217    
218    /*  int_prio_and_pending bits:  */
219    #define SH_INT_ASSERTED         0x10
220    #define SH_INT_PRIO_MASK        0x0f
221    
222  /*  cpu_sh.c:  */  /*  cpu_sh.c:  */
223    void sh_cpu_interrupt_assert(struct interrupt *interrupt);
224    void sh_cpu_interrupt_deassert(struct interrupt *interrupt);
225    int sh_cpu_instruction_has_delayslot(struct cpu *cpu, unsigned char *ib);
226    int sh_run_instr(struct cpu *cpu);
227  void sh_update_translation_table(struct cpu *cpu, uint64_t vaddr_page,  void sh_update_translation_table(struct cpu *cpu, uint64_t vaddr_page,
228          unsigned char *host_page, int writeflag, uint64_t paddr_page);          unsigned char *host_page, int writeflag, uint64_t paddr_page);
229  void sh_invalidate_translation_caches(struct cpu *cpu, uint64_t, int);  void sh_invalidate_translation_caches(struct cpu *cpu, uint64_t, int);
230  void sh_invalidate_code_translation(struct cpu *cpu, uint64_t, int);  void sh_invalidate_code_translation(struct cpu *cpu, uint64_t, int);
231    int sh32_run_instr(struct cpu *cpu);
232  void sh32_update_translation_table(struct cpu *cpu, uint64_t vaddr_page,  void sh32_update_translation_table(struct cpu *cpu, uint64_t vaddr_page,
233          unsigned char *host_page, int writeflag, uint64_t paddr_page);          unsigned char *host_page, int writeflag, uint64_t paddr_page);
234  void sh32_invalidate_translation_caches(struct cpu *cpu, uint64_t, int);  void sh32_invalidate_translation_caches(struct cpu *cpu, uint64_t, int);
235  void sh32_invalidate_code_translation(struct cpu *cpu, uint64_t, int);  void sh32_invalidate_code_translation(struct cpu *cpu, uint64_t, int);
236    void sh_init_64bit_dummy_tables(struct cpu *cpu);
237  int sh_memory_rw(struct cpu *cpu, struct memory *mem, uint64_t vaddr,  int sh_memory_rw(struct cpu *cpu, struct memory *mem, uint64_t vaddr,
238          unsigned char *data, size_t len, int writeflag, int cache_flags);          unsigned char *data, size_t len, int writeflag, int cache_flags);
239  int sh_cpu_family_init(struct cpu_family *);  int sh_cpu_family_init(struct cpu_family *);
240    
241    void sh_update_interrupt_priorities(struct cpu *cpu);
242    void sh_update_sr(struct cpu *cpu, uint32_t new_sr);
243    void sh_exception(struct cpu *cpu, int expevt, int intevt, uint32_t vaddr);
244    
245    /*  memory_sh.c:  */
246    int sh_translate_v2p(struct cpu *cpu, uint64_t vaddr,
247            uint64_t *return_addr, int flags);
248    
249    
250  #endif  /*  CPU_SH_H  */  #endif  /*  CPU_SH_H  */
Legend:
Removed from v.20  
changed lines
  Added in v.40
  ViewVC Help
Powered by ViewVC 1.1.26