2 |
#define CPU_PPC_H |
#define CPU_PPC_H |
3 |
|
|
4 |
/* |
/* |
5 |
* Copyright (C) 2005 Anders Gavare. All rights reserved. |
* Copyright (C) 2005-2006 Anders Gavare. All rights reserved. |
6 |
* |
* |
7 |
* Redistribution and use in source and binary forms, with or without |
* Redistribution and use in source and binary forms, with or without |
8 |
* modification, are permitted provided that the following conditions are met: |
* modification, are permitted provided that the following conditions are met: |
28 |
* SUCH DAMAGE. |
* SUCH DAMAGE. |
29 |
* |
* |
30 |
* |
* |
31 |
* $Id: cpu_ppc.h,v 1.55 2005/11/24 01:15:07 debug Exp $ |
* $Id: cpu_ppc.h,v 1.66 2006/07/16 13:32:28 debug Exp $ |
32 |
*/ |
*/ |
33 |
|
|
34 |
#include "misc.h" |
#include "misc.h" |
63 |
#define PPC_NOFP 1 |
#define PPC_NOFP 1 |
64 |
#define PPC_601 2 |
#define PPC_601 2 |
65 |
#define PPC_603 4 |
#define PPC_603 4 |
66 |
|
#define PPC_NO_DEC 8 /* No DEC (decrementer) SPR */ |
67 |
|
|
68 |
/* TODO: Most of these just bogus */ |
/* TODO: Most of these just bogus */ |
69 |
|
|
70 |
#define PPC_CPU_TYPE_DEFS { \ |
#define PPC_CPU_TYPE_DEFS { \ |
71 |
{ "PPC405GP", 0, 32, PPC_NOFP, 15,5,2, 15,5,2, 20,5,1, 0 }, \ |
{ "PPC405GP", 0x40110000, 32, PPC_NOFP|PPC_NO_DEC, \ |
72 |
{ "PPC601", 0, 32, PPC_601, 14,5,4, 14,5,4, 0,0,0, 0 }, \ |
13,5,2, 13,5,2, 0,5,1, 0 }, \ |
73 |
{ "PPC603", 0x00030302, 32, PPC_603, 14,5,4, 14,5,4, 0,0,0, 0 }, \ |
{ "PPC601", 0, 32, PPC_601, 14,5,4, 14,5,4, 0,0,0, 0 },\ |
74 |
{ "PPC603e", 0x00060104, 32, PPC_603, 14,5,4, 14,5,4, 0,0,0, 0 }, \ |
{ "PPC603", 0x00030302, 32, PPC_603, 14,5,4, 14,5,4, 0,0,0, 0 },\ |
75 |
|
{ "PPC603e", 0x00060104, 32, PPC_603, 14,5,4, 14,5,4, 0,0,0, 0 },\ |
76 |
{ "PPC604", 0x00040304, 32, 0, 15,5,4, 15,5,4, 0,0,0, 0 }, \ |
{ "PPC604", 0x00040304, 32, 0, 15,5,4, 15,5,4, 0,0,0, 0 }, \ |
77 |
{ "PPC620", 0x00140000, 64, 0, 15,5,4, 15,5,4, 0,0,0, 0 }, \ |
{ "PPC620", 0x00140000, 64, 0, 15,5,4, 15,5,4, 0,0,0, 0 }, \ |
78 |
{ "MPC7400", 0x000c0000, 32, 0, 15,5,2, 15,5,2, 19,5,1, 1 }, \ |
{ "MPC7400", 0x000c0000, 32, 0, 15,5,2, 15,5,2, 19,5,1, 1 }, \ |
84 |
|
|
85 |
#define PPC_NGPRS 32 |
#define PPC_NGPRS 32 |
86 |
#define PPC_NFPRS 32 |
#define PPC_NFPRS 32 |
87 |
|
#define PPC_NVRS 32 |
88 |
#define PPC_N_TGPRS 4 |
#define PPC_N_TGPRS 4 |
89 |
|
|
90 |
#define PPC_N_IC_ARGS 3 |
#define PPC_N_IC_ARGS 3 |
96 |
#define PPC_ADDR_TO_PAGENR(a) ((a) >> (PPC_IC_ENTRIES_SHIFT \ |
#define PPC_ADDR_TO_PAGENR(a) ((a) >> (PPC_IC_ENTRIES_SHIFT \ |
97 |
+ PPC_INSTR_ALIGNMENT_SHIFT)) |
+ PPC_INSTR_ALIGNMENT_SHIFT)) |
98 |
|
|
99 |
struct ppc_instr_call { |
#define PPC_L2N 17 |
100 |
void (*f)(struct cpu *, struct ppc_instr_call *); |
#define PPC_L3N 18 |
|
size_t arg[PPC_N_IC_ARGS]; |
|
|
}; |
|
|
|
|
|
/* Translation cache struct for each physical page: */ |
|
|
struct ppc_tc_physpage { |
|
|
struct ppc_instr_call ics[PPC_IC_ENTRIES_PER_PAGE + 1]; |
|
|
uint32_t next_ofs; /* or 0 for end of chain */ |
|
|
int flags; |
|
|
uint64_t physaddr; |
|
|
}; |
|
101 |
|
|
102 |
#define PPC_N_VPH_ENTRIES 1048576 |
DYNTRANS_MISC_DECLARATIONS(ppc,PPC,uint64_t) |
103 |
|
DYNTRANS_MISC64_DECLARATIONS(ppc,PPC,uint8_t) |
104 |
|
|
105 |
#define PPC_MAX_VPH_TLB_ENTRIES 128 |
#define PPC_MAX_VPH_TLB_ENTRIES 128 |
106 |
struct ppc_vpg_tlb_entry { |
|
|
uint8_t valid; |
|
|
uint8_t writeflag; |
|
|
int64_t timestamp; |
|
|
uint64_t vaddr_page; |
|
|
uint64_t paddr_page; |
|
|
unsigned char *host_page; |
|
|
}; |
|
107 |
|
|
108 |
struct ppc_cpu { |
struct ppc_cpu { |
109 |
struct ppc_cpu_type_def cpu_type; |
struct ppc_cpu_type_def cpu_type; |
122 |
uint64_t gpr[PPC_NGPRS]; /* General Purpose Registers */ |
uint64_t gpr[PPC_NGPRS]; /* General Purpose Registers */ |
123 |
uint64_t fpr[PPC_NFPRS]; /* Floating-Point Registers */ |
uint64_t fpr[PPC_NFPRS]; /* Floating-Point Registers */ |
124 |
|
|
125 |
|
uint64_t vr_hi[PPC_NVRS];/* 128-bit Vector registers */ |
126 |
|
uint64_t vr_lo[PPC_NVRS];/* (Hi and lo 64-bit parts) */ |
127 |
|
|
128 |
uint64_t msr; /* Machine state register */ |
uint64_t msr; /* Machine state register */ |
129 |
uint64_t tgpr[PPC_N_TGPRS];/*Temporary gpr 0..3 */ |
uint64_t tgpr[PPC_N_TGPRS];/*Temporary gpr 0..3 */ |
130 |
|
|
136 |
|
|
137 |
|
|
138 |
/* |
/* |
139 |
* Instruction translation cache: |
* Instruction translation cache and Virtual->Physical->Host |
140 |
|
* address translation: |
141 |
*/ |
*/ |
142 |
|
DYNTRANS_ITC(ppc) |
143 |
/* cur_ic_page is a pointer to an array of PPC_IC_ENTRIES_PER_PAGE |
VPH_TLBS(ppc,PPC) |
144 |
instruction call entries. next_ic points to the next such |
VPH32(ppc,PPC,uint64_t,uint8_t) |
145 |
call to be executed. */ |
VPH64(ppc,PPC,uint8_t) |
|
struct ppc_tc_physpage *cur_physpage; |
|
|
struct ppc_instr_call *cur_ic_page; |
|
|
struct ppc_instr_call *next_ic; |
|
|
|
|
|
void (*combination_check)(struct cpu *, |
|
|
struct ppc_instr_call *, int low_addr); |
|
|
|
|
|
/* |
|
|
* Virtual -> physical -> host address translation: |
|
|
* |
|
|
* host_load and host_store point to arrays of PPC_N_VPH_ENTRIES |
|
|
* pointers (to host pages); phys_addr points to an array of |
|
|
* PPC_N_VPH_ENTRIES uint32_t. |
|
|
*/ |
|
|
|
|
|
struct ppc_vpg_tlb_entry vph_tlb_entry[PPC_MAX_VPH_TLB_ENTRIES]; |
|
|
unsigned char *host_load[PPC_N_VPH_ENTRIES]; |
|
|
unsigned char *host_store[PPC_N_VPH_ENTRIES]; |
|
|
uint32_t phys_addr[PPC_N_VPH_ENTRIES]; |
|
|
struct ppc_tc_physpage *phys_page[PPC_N_VPH_ENTRIES]; |
|
|
|
|
|
uint32_t phystranslation[PPC_N_VPH_ENTRIES/32]; |
|
|
uint8_t vaddr_to_tlbindex[PPC_N_VPH_ENTRIES]; |
|
146 |
}; |
}; |
147 |
|
|
148 |
|
|
198 |
|
|
199 |
|
|
200 |
/* cpu_ppc.c: */ |
/* cpu_ppc.c: */ |
201 |
|
int ppc_run_instr(struct cpu *cpu); |
202 |
|
int ppc32_run_instr(struct cpu *cpu); |
203 |
void ppc_exception(struct cpu *cpu, int exception_nr); |
void ppc_exception(struct cpu *cpu, int exception_nr); |
204 |
void ppc_update_translation_table(struct cpu *cpu, uint64_t vaddr_page, |
void ppc_update_translation_table(struct cpu *cpu, uint64_t vaddr_page, |
205 |
unsigned char *host_page, int writeflag, uint64_t paddr_page); |
unsigned char *host_page, int writeflag, uint64_t paddr_page); |
209 |
void ppc32_invalidate_translation_caches(struct cpu *cpu, uint64_t, int); |
void ppc32_invalidate_translation_caches(struct cpu *cpu, uint64_t, int); |
210 |
void ppc_invalidate_code_translation(struct cpu *cpu, uint64_t, int); |
void ppc_invalidate_code_translation(struct cpu *cpu, uint64_t, int); |
211 |
void ppc32_invalidate_code_translation(struct cpu *cpu, uint64_t, int); |
void ppc32_invalidate_code_translation(struct cpu *cpu, uint64_t, int); |
212 |
|
void ppc_init_64bit_dummy_tables(struct cpu *cpu); |
213 |
int ppc_memory_rw(struct cpu *cpu, struct memory *mem, uint64_t vaddr, |
int ppc_memory_rw(struct cpu *cpu, struct memory *mem, uint64_t vaddr, |
214 |
unsigned char *data, size_t len, int writeflag, int cache_flags); |
unsigned char *data, size_t len, int writeflag, int cache_flags); |
215 |
int ppc_cpu_family_init(struct cpu_family *); |
int ppc_cpu_family_init(struct cpu_family *); |
216 |
|
|
217 |
/* memory_ppc.c: */ |
/* memory_ppc.c: */ |
218 |
int ppc_translate_address(struct cpu *cpu, uint64_t vaddr, |
int ppc_translate_v2p(struct cpu *cpu, uint64_t vaddr, |
219 |
uint64_t *return_addr, int flags); |
uint64_t *return_addr, int flags); |
220 |
|
|
221 |
#endif /* CPU_PPC_H */ |
#endif /* CPU_PPC_H */ |