/[gxemul]/trunk/src/include/cpu_avr.h
This is repository of my old source code which isn't updated any more. Go to git.rot13.org for current projects!
ViewVC logotype

Annotation of /trunk/src/include/cpu_avr.h

Parent Directory Parent Directory | Revision Log Revision Log


Revision 18 - (hide annotations)
Mon Oct 8 16:19:11 2007 UTC (13 years, 3 months ago) by dpavlin
File MIME type: text/plain
File size: 4841 byte(s)
++ trunk/HISTORY	(local)
$Id: HISTORY,v 1.1004 2005/10/27 14:01:10 debug Exp $
20051011        Passing -A as the default boot arg for CATS (works fine with
                OpenBSD/cats).
20051012	Fixing the VGA cursor offset bug, and speeding up framebuffer
		redraws if character cells contain the same thing as during
		the last redraw.
20051013	Adding a slow strd ARM instruction hack.
20051017	Minor updates: Adding a dummy i80321 Verde controller (for
		XScale emulation), fixing the disassembly of the ARM "ldrd"
		instruction, adding "support" for less-than-4KB pages for ARM
		(by not adding them to translation tables).
20051020	Continuing on some HPCarm stuff. A NetBSD/hpcarm kernel prints
		some boot messages on an emulated Jornada 720.
		Making dev_ram work better with dyntrans (speeds up some things
		quite a bit).
20051021	Automatically generating some of the most common ARM load/store
		multiple instructions.
20051022	Better statistics gathering for the ARM load/store multiple.
		Various other dyntrans and device updates.
20051023	Various minor updates.
20051024	Continuing; minor device and dyntrans fine-tuning. Adding the
		first "reasonable" instruction combination hacks for ARM (the
		cores of NetBSD/cats' memset and memcpy).
20051025	Fixing a dyntrans-related bug in dev_vga. Also changing the
		dyntrans low/high access notification to only be updated on
		writes, not reads. Hopefully it will be enough. (dev_vga in
		charcell mode now seems to work correctly with both reads and
		writes.)
		Experimenting with gathering dyntrans statistics (which parts
		of emulated RAM that are actually executed), and adding
		instruction combination hacks for cache cleaning and a part of
		NetBSD's scanc() function.
20051026	Adding a bitmap for ARM emulation which indicates if a page is
		(specifically) user accessible; loads and stores with the t-
		flag set can now use the translation arrays, which results in
		a measurable speedup.
20051027	Dyntrans updates; adding an extra bitmap array for 32-bit
		emulation modes, speeding up the check whether a physical page
		has any code translations or not (O(n) -> O(1)). Doing a
		similar reduction of O(n) to O(1) by avoiding the scan through
		the translation entries on a translation update (32-bit mode
		only).
		Various other minor hacks.
20051029	Quick release, without any testing at all.

==============  RELEASE 0.3.6.2  ==============


1 dpavlin 14 #ifndef CPU_AVR_H
2     #define CPU_AVR_H
3    
4     /*
5     * Copyright (C) 2005 Anders Gavare. All rights reserved.
6     *
7     * Redistribution and use in source and binary forms, with or without
8     * modification, are permitted provided that the following conditions are met:
9     *
10     * 1. Redistributions of source code must retain the above copyright
11     * notice, this list of conditions and the following disclaimer.
12     * 2. Redistributions in binary form must reproduce the above copyright
13     * notice, this list of conditions and the following disclaimer in the
14     * documentation and/or other materials provided with the distribution.
15     * 3. The name of the author may not be used to endorse or promote products
16     * derived from this software without specific prior written permission.
17     *
18     * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
19     * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
20     * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
21     * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
22     * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
23     * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
24     * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
25     * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
26     * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
27     * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
28     * SUCH DAMAGE.
29     *
30     *
31 dpavlin 18 * $Id: cpu_avr.h,v 1.7 2005/10/27 14:01:15 debug Exp $
32 dpavlin 14 */
33    
34     #include "misc.h"
35    
36    
37     struct cpu_family;
38    
39     #define N_AVR_REGS 32
40    
41     #define AVR_N_IC_ARGS 2
42     #define AVR_INSTR_ALIGNMENT_SHIFT 1
43     #define AVR_IC_ENTRIES_SHIFT 11
44     #define AVR_IC_ENTRIES_PER_PAGE (1 << AVR_IC_ENTRIES_SHIFT)
45     #define AVR_PC_TO_IC_ENTRY(a) (((a)>>AVR_INSTR_ALIGNMENT_SHIFT) \
46     & (AVR_IC_ENTRIES_PER_PAGE-1))
47     #define AVR_ADDR_TO_PAGENR(a) ((a) >> (AVR_IC_ENTRIES_SHIFT \
48     + AVR_INSTR_ALIGNMENT_SHIFT))
49    
50     struct avr_instr_call {
51     void (*f)(struct cpu *, struct avr_instr_call *);
52     size_t arg[AVR_N_IC_ARGS];
53     };
54    
55     /* Translation cache struct for each physical page: */
56     struct avr_tc_physpage {
57 dpavlin 18 struct avr_instr_call ics[AVR_IC_ENTRIES_PER_PAGE + 1];
58 dpavlin 14 uint32_t next_ofs; /* or 0 for end of chain */
59     uint32_t physaddr;
60     int flags;
61     };
62    
63    
64     #define AVR_N_VPH_ENTRIES 1048576
65    
66     #define AVR_MAX_VPH_TLB_ENTRIES 256
67     struct avr_vpg_tlb_entry {
68     int valid;
69     int writeflag;
70     int64_t timestamp;
71     unsigned char *host_page;
72     uint32_t vaddr_page;
73     uint32_t paddr_page;
74     };
75    
76    
77     #define SREG_NAMES "cznvshti"
78    
79     #define AVR_SREG_C 0x01 /* Carry flag */
80     #define AVR_SREG_Z 0x02 /* Zero flag */
81     #define AVR_SREG_N 0x04 /* Negative flag */
82     #define AVR_SREG_V 0x08 /* Overflow flag */
83     #define AVR_SREG_S 0x10 /* Signed test */
84     #define AVR_SREG_H 0x20 /* Half carry flag */
85     #define AVR_SREG_T 0x40 /* Transfer bit */
86     #define AVR_SREG_I 0x80 /* Interrupt enable/disable */
87    
88    
89     struct avr_cpu {
90     uint32_t pc_mask;
91    
92     /*
93     * General Purpose Registers:
94     */
95     uint8_t r[N_AVR_REGS];
96    
97     /* Status register: */
98     uint8_t sreg;
99    
100     /*
101     * In order to keep an accurate cycle count, this variable should be
102     * increased for those instructions that take longer than 1 cycle to
103     * execute. The total number of executed cycles is extra_cycles PLUS
104     * the number of executed instructions.
105     */
106     int64_t extra_cycles;
107    
108    
109     /*
110     * Instruction translation cache:
111     */
112    
113     /* cur_ic_page is a pointer to an array of AVR_IC_ENTRIES_PER_PAGE
114     instruction call entries. next_ic points to the next such
115     call to be executed. */
116     struct avr_tc_physpage *cur_physpage;
117     struct avr_instr_call *cur_ic_page;
118     struct avr_instr_call *next_ic;
119    
120    
121     /*
122     * Virtual -> physical -> host address translation:
123     *
124     * host_load and host_store point to arrays of AVR_N_VPH_ENTRIES
125     * pointers (to host pages); phys_addr points to an array of
126     * AVR_N_VPH_ENTRIES uint32_t.
127     */
128    
129     struct avr_vpg_tlb_entry vph_tlb_entry[AVR_MAX_VPH_TLB_ENTRIES];
130     unsigned char *host_load[AVR_N_VPH_ENTRIES];
131     unsigned char *host_store[AVR_N_VPH_ENTRIES];
132     uint32_t phys_addr[AVR_N_VPH_ENTRIES];
133     struct avr_tc_physpage *phys_page[AVR_N_VPH_ENTRIES];
134 dpavlin 18
135     uint32_t phystranslation[AVR_N_VPH_ENTRIES/32];
136 dpavlin 14 };
137    
138    
139     /* cpu_avr.c: */
140     void avr_update_translation_table(struct cpu *cpu, uint64_t vaddr_page,
141     unsigned char *host_page, int writeflag, uint64_t paddr_page);
142 dpavlin 18 void avr_invalidate_translation_caches(struct cpu *cpu, uint64_t, int);
143 dpavlin 14 void avr_invalidate_code_translation(struct cpu *cpu, uint64_t, int);
144     int avr_memory_rw(struct cpu *cpu, struct memory *mem, uint64_t vaddr,
145     unsigned char *data, size_t len, int writeflag, int cache_flags);
146     int avr_cpu_family_init(struct cpu_family *);
147    
148    
149     #endif /* CPU_AVR_H */

  ViewVC Help
Powered by ViewVC 1.1.26