2 |
#define CPU_ARM_H |
#define CPU_ARM_H |
3 |
|
|
4 |
/* |
/* |
5 |
* Copyright (C) 2005-2006 Anders Gavare. All rights reserved. |
* Copyright (C) 2005-2007 Anders Gavare. All rights reserved. |
6 |
* |
* |
7 |
* Redistribution and use in source and binary forms, with or without |
* Redistribution and use in source and binary forms, with or without |
8 |
* modification, are permitted provided that the following conditions are met: |
* modification, are permitted provided that the following conditions are met: |
28 |
* SUCH DAMAGE. |
* SUCH DAMAGE. |
29 |
* |
* |
30 |
* |
* |
31 |
* $Id: cpu_arm.h,v 1.68 2006/07/16 13:32:27 debug Exp $ |
* $Id: cpu_arm.h,v 1.70 2007/02/05 16:49:21 debug Exp $ |
32 |
*/ |
*/ |
33 |
|
|
34 |
#include "misc.h" |
#include "misc.h" |
35 |
|
#include "interrupt.h" |
36 |
|
|
37 |
struct cpu_family; |
struct cpu_family; |
38 |
|
|
195 |
uint32_t i80321_isrc; /* current assertions */ |
uint32_t i80321_isrc; /* current assertions */ |
196 |
uint32_t tmr0; |
uint32_t tmr0; |
197 |
uint32_t tmr1; |
uint32_t tmr1; |
198 |
|
struct interrupt tmr0_irq; |
199 |
|
struct interrupt tmr1_irq; |
200 |
uint32_t tcr0; |
uint32_t tcr0; |
201 |
uint32_t tcr1; |
uint32_t tcr1; |
202 |
uint32_t trr0; |
uint32_t trr0; |