/[gxemul]/trunk/src/include/cpu.h
This is repository of my old source code which isn't updated any more. Go to git.rot13.org for current projects!
ViewVC logotype

Annotation of /trunk/src/include/cpu.h

Parent Directory Parent Directory | Revision Log Revision Log


Revision 12 - (hide annotations)
Mon Oct 8 16:18:38 2007 UTC (13 years, 3 months ago) by dpavlin
File MIME type: text/plain
File size: 7146 byte(s)
++ trunk/HISTORY	(local)
$Id: HISTORY,v 1.905 2005/08/16 09:16:24 debug Exp $
20050628	Continuing the work on the ARM translation engine. end_of_page
		works. Experimenting with load/store translation caches
		(virtual -> physical -> host).
20050629	More ARM stuff (memory access translation cache, mostly). This
		might break a lot of stuff elsewhere, probably some MIPS-
		related translation things.
20050630	Many load/stores are now automatically generated and included
		into cpu_arm_instr.c; 1024 functions in total (!).
		Fixes based on feedback from Alec Voropay: only print 8 hex
		digits instead of 16 in some cases when emulating 32-bit
		machines; similar 8 vs 16 digit fix for breakpoint addresses;
		4Kc has 16 TLB entries, not 48; the MIPS config select1
		register is now printed with "reg ,0".
		Also changing many other occurances of 16 vs 8 digit output.
		Adding cache associativity fields to mips_cpu_types.h; updating
		some other cache fields; making the output of
		mips_cpu_dumpinfo() look nicer.
		Generalizing the bintrans stuff for device accesses to also
		work with the new translation system. (This might also break
		some MIPS things.)
		Adding multi-load/store instructions to the ARM disassembler
		and the translator, and some optimizations of various kinds.
20050701	Adding a simple dev_disk (it can read/write sectors from
		disk images).
20050712	Adding dev_ether (a simple ethernet send/receive device).
		Debugger command "ninstrs" for toggling show_nr_of_instructions
		during runtime.
		Removing the framebuffer logo.
20050713	Continuing on dev_ether.
		Adding a dummy cpu_alpha (again).
20050714	More work on cpu_alpha.
20050715	More work on cpu_alpha. Many instructions work, enough to run
		a simple framebuffer fill test (similar to the ARM test).
20050716	More Alpha stuff.
20050717	Minor updates (Alpha stuff).
20050718	Minor updates (Alpha stuff).
20050719	Generalizing some Alpha instructions.
20050720	More Alpha-related updates.
20050721	Continuing on cpu_alpha. Importing rpb.h from NetBSD/alpha.
20050722	Alpha-related updates: userland stuff (Hello World using
		write() compiled statically for FreeBSD/Alpha runs fine), and
		more instructions are now implemented.
20050723	Fixing ldq_u and stq_u.
		Adding more instructions (conditional moves, masks, extracts,
		shifts).
20050724	More FreeBSD/Alpha userland stuff, and adding some more
		instructions (inserts).
20050725	Continuing on the Alpha stuff. (Adding dummy ldt/stt.)
		Adding a -A command line option to turn off alignment checks
		in some cases (for translated code).
		Trying to remove the old bintrans code which updated the pc
		and nr_of_executed_instructions for every instruction.
20050726	Making another attempt att removing the pc/nr of instructions
		code. This time it worked, huge performance increase for
		artificial test code, but performance loss for real-world
		code :-( so I'm scrapping that code for now.
		Tiny performance increase on Alpha (by using ret instead of
		jmp, to play nice with the Alpha's branch prediction) for the
		old MIPS bintrans backend.
20050727	Various minor fixes and cleanups.
20050728	Switching from a 2-level virtual to host/physical translation
		system for ARM emulation, to a 1-level translation.
		Trying to switch from 2-level to 1-level for the MIPS bintrans
		system as well (Alpha only, so far), but there is at least one
		problem: caches and/or how they work with device mappings.
20050730	Doing the 2-level to 1-level conversion for the i386 backend.
		The cache/device bug is still there for R2K/3K :(
		Various other minor updates (Malta etc).
		The mc146818 clock now updates the UIP bit in a way which works
		better with Linux for at least sgimips and Malta emulation.
		Beginning the work on refactoring the dyntrans system.
20050731	Continuing the dyntrans refactoring.
		Fixing a small but serious host alignment bug in memory_rw.
		Adding support for big-endian load/stores to the i386 bintrans
		backend.
		Another minor i386 bintrans backend update: stores from the
		zero register are now one (or two) loads shorter.
		The slt and sltu instructions were incorrectly implemented for
		the i386 backend; only using them for 32-bit mode for now.
20050801	Continuing the dyntrans refactoring.
		Cleanup of the ns16550 serial controller (removing unnecessary
		code).
		Bugfix (memory corruption bug) in dev_gt, and a patch/hack from
		Alec Voropay for Linux/Malta.
20050802	More cleanup/refactoring of the dyntrans subsystem: adding
		phys_page pointers to the lookup tables, for quick jumps
		between translated pages.
		Better fix for the ns16550 device (but still no real FIFO
		functionality).
		Converting cpu_ppc to the new dyntrans system. This means that
		I will have to start from scratch with implementing each
		instruction, and figure out how to implement dual 64/32-bit
		modes etc.
		Removing the URISC CPU family, because it was useless.
20050803	When selecting a machine type, the main type can now be omitted
		if the subtype name is unique. (I.e. -E can be omitted.)
		Fixing a dyntrans/device update bug. (Writes to offset 0 of
		a device could sometimes go unnoticed.)
		Adding an experimental "instruction combination" hack for
		ARM for memset-like byte fill loops.
20050804	Minor progress on cpu_alpha and related things.
		Finally fixing the MIPS dmult/dmultu bugs.
		Fixing some minor TODOs.
20050805	Generalizing the 8259 PIC. It now also works with Cobalt
		and evbmips emulation, in addition to the x86 hack.
		Finally converting the ns16550 device to use devinit.
		Continuing the work on the dyntrans system. Thinking about
		how to add breakpoints.
20050806	More dyntrans updates. Breakpoints seem to work now.
20050807	Minor updates: cpu_alpha and related things; removing
		dev_malta (as it isn't used any more).
		Dyntrans: working on general "show trace tree" support.
		The trace tree stuff now works with both the old MIPS code and
		with newer dyntrans modes. :)
		Continuing on Alpha-related stuff (trying to get *BSD to boot
		a bit further, adding more instructions, etc).
20050808	Adding a dummy IA64 cpu family, and continuing the refactoring
		of the dyntrans system.
		Removing the regression test stuff, because it was more or
		less useless.
		Adding loadlinked/storeconditional type instructions to the
		Alpha emulation. (Needed for Linux/alpha. Not very well tested
		yet.)
20050809	The function call trace tree now prints a per-function nr of
		arguments. (Semi-meaningless, since that data isn't read yet
		from the ELFs; some hardcoded symbols such as memcpy() and
		strlen() work fine, though.)
		More dyntrans refactoring; taking out more of the things that
		are common to all cpu families.
20050810	Working on adding support for "dual mode" for PPC dyntrans
		(i.e. both 64-bit and 32-bit modes).
		(Re)adding some simple PPC instructions.
20050811	Adding a dummy M68K cpu family. The dyntrans system isn't ready
		for variable-length ISAs yet, so it's completely bogus so far.
		Re-adding more PPC instructions.
		Adding a hack to src/file.c which allows OpenBSD/mac68k a.out
		kernels to be loaded.
		Beginning to add PPC loads/stores. So far they only work in
		32-bit mode.
20050812	The configure file option "add_remote" now accepts symbolic
		host names, in addition to numeric IPv4 addresses.
		Re-adding more PPC instructions.
20050814	Continuing to port back more PPC instructions.
		Found and fixed the cache/device write-update bug for 32-bit
		MIPS bintrans. :-)
		Triggered a really weird and annoying bug in Compaq's C
		compiler; ccc sometimes outputs code which loads from an
		address _before_ checking whether the pointer was NULL or not.
		(I'm not sure how to handle this problem.)
20050815	Removing all of the old x86 instruction execution code; adding
		a new (dummy) dyntrans module for x86.
		Taking the first steps to extend the dyntrans system to support
		variable-length instructions.
		Slowly preparing for the next release.
20050816	Adding a dummy SPARC cpu module.
		Minor updates (documentation etc) for the release.

==============  RELEASE 0.3.5  ==============


1 dpavlin 4 #ifndef CPU_H
2     #define CPU_H
3    
4     /*
5     * Copyright (C) 2005 Anders Gavare. All rights reserved.
6     *
7     * Redistribution and use in source and binary forms, with or without
8     * modification, are permitted provided that the following conditions are met:
9     *
10     * 1. Redistributions of source code must retain the above copyright
11     * notice, this list of conditions and the following disclaimer.
12     * 2. Redistributions in binary form must reproduce the above copyright
13     * notice, this list of conditions and the following disclaimer in the
14     * documentation and/or other materials provided with the distribution.
15     * 3. The name of the author may not be used to endorse or promote products
16     * derived from this software without specific prior written permission.
17     *
18     * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
19     * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
20     * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
21     * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
22     * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
23     * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
24     * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
25     * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
26     * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
27     * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
28     * SUCH DAMAGE.
29     *
30     *
31 dpavlin 12 * $Id: cpu.h,v 1.43 2005/08/16 05:37:13 debug Exp $
32 dpavlin 4 *
33     * See cpu.c.
34     */
35    
36    
37     #include <sys/types.h>
38     #include <inttypes.h>
39     #include <sys/time.h>
40    
41     /* This is needed for undefining 'mips' or 'ppc', on weird systems: */
42     #include "../../config.h"
43    
44 dpavlin 6 #include "cpu_arm.h"
45 dpavlin 12 #include "cpu_alpha.h"
46     #include "cpu_ia64.h"
47     #include "cpu_m68k.h"
48 dpavlin 4 #include "cpu_mips.h"
49     #include "cpu_ppc.h"
50 dpavlin 12 #include "cpu_sparc.h"
51 dpavlin 4 #include "cpu_x86.h"
52    
53     struct cpu;
54     struct emul;
55     struct machine;
56     struct memory;
57    
58    
59     struct cpu_family {
60     struct cpu_family *next;
61     int arch;
62    
63     /* These are filled in by each CPU family's init function: */
64     char *name;
65 dpavlin 10 int (*cpu_new)(struct cpu *cpu, struct memory *mem,
66 dpavlin 4 struct machine *machine,
67     int cpu_id, char *cpu_type_name);
68     void (*list_available_types)(void);
69     void (*register_match)(struct machine *m,
70     char *name, int writeflag,
71     uint64_t *valuep, int *match_register);
72     int (*disassemble_instr)(struct cpu *cpu,
73     unsigned char *instr, int running,
74     uint64_t dumpaddr, int bintrans);
75     void (*register_dump)(struct cpu *cpu,
76     int gprs, int coprocs);
77     int (*run)(struct emul *emul,
78     struct machine *machine);
79     void (*dumpinfo)(struct cpu *cpu);
80     void (*show_full_statistics)(struct machine *m);
81     void (*tlbdump)(struct machine *m, int x,
82     int rawflag);
83     int (*interrupt)(struct cpu *cpu, uint64_t irq_nr);
84     int (*interrupt_ack)(struct cpu *cpu,
85     uint64_t irq_nr);
86 dpavlin 12 void (*functioncall_trace)(struct cpu *,
87     uint64_t f, int n_args);
88 dpavlin 4 };
89    
90 dpavlin 8 #ifdef TRACE_NULL_CRASHES
91     #define TRACE_NULL_N_ENTRIES 16
92     #endif
93 dpavlin 4
94 dpavlin 12
95     /*
96     * Dynamic translation definitions:
97     *
98     * The translation cache begins with N_BASE_TABLE_ENTRIES uint32_t offsets
99     * into the cache, for possible translation cache structs for physical pages.
100     */
101    
102     /* Physpage flags: */
103     #define TRANSLATIONS 1
104     #define COMBINATIONS 2
105    
106     #define DYNTRANS_CACHE_SIZE (16*1048576)
107     #define DYNTRANS_CACHE_MARGIN 300000
108    
109     #define N_BASE_TABLE_ENTRIES 32768
110     #define PAGENR_TO_TABLE_INDEX(a) ((a) & (N_BASE_TABLE_ENTRIES-1))
111    
112    
113     /*
114     * The generic CPU struct:
115     */
116    
117 dpavlin 4 struct cpu {
118     /* Pointer back to the machine this CPU is in: */
119     struct machine *machine;
120    
121     int byte_order;
122     int running;
123     int dead;
124     int bootstrap_cpu_flag;
125     int cpu_id;
126 dpavlin 12 int is_32bit; /* 0 for 64-bit, 1 for 32-bit */
127 dpavlin 4 char *name;
128    
129     struct memory *mem;
130     int (*memory_rw)(struct cpu *cpu,
131     struct memory *mem, uint64_t vaddr,
132     unsigned char *data, size_t len,
133     int writeflag, int cache_flags);
134     int (*translate_address)(struct cpu *, uint64_t vaddr,
135     uint64_t *return_addr, int flags);
136 dpavlin 12 void (*update_translation_table)(struct cpu *,
137     uint64_t vaddr_page, unsigned char *host_page,
138     int writeflag, uint64_t paddr_page);
139     void (*invalidate_translation_caches_paddr)(struct cpu *,
140     uint64_t paddr);
141     void (*invalidate_code_translation_caches)(struct cpu *);
142     void (*useremul_syscall)(struct cpu *cpu, uint32_t code);
143 dpavlin 4
144     uint64_t pc;
145    
146 dpavlin 8 #ifdef TRACE_NULL_CRASHES
147 dpavlin 12 int trace_null_index;
148 dpavlin 8 uint64_t trace_null_addr[TRACE_NULL_N_ENTRIES];
149     #endif
150    
151 dpavlin 12 int trace_tree_depth;
152    
153     /*
154     * Dynamic translation:
155     */
156     int running_translated;
157     int n_translated_instrs;
158     unsigned char *translation_cache;
159     size_t translation_cache_cur_ofs;
160    
161     /*
162     * CPU-family dependent:
163     */
164 dpavlin 4 union {
165 dpavlin 12 struct alpha_cpu alpha;
166 dpavlin 6 struct arm_cpu arm;
167 dpavlin 12 struct ia64_cpu ia64;
168     struct m68k_cpu m68k;
169 dpavlin 4 struct mips_cpu mips;
170     struct ppc_cpu ppc;
171 dpavlin 12 struct sparc_cpu sparc;
172 dpavlin 4 struct x86_cpu x86;
173     } cd;
174     };
175    
176    
177     /* cpu.c: */
178     struct cpu *cpu_new(struct memory *mem, struct machine *machine,
179     int cpu_id, char *cpu_type_name);
180     void cpu_show_full_statistics(struct machine *m);
181     void cpu_tlbdump(struct machine *m, int x, int rawflag);
182     void cpu_register_match(struct machine *m, char *name,
183     int writeflag, uint64_t *valuep, int *match_register);
184     void cpu_register_dump(struct machine *m, struct cpu *cpu,
185     int gprs, int coprocs);
186     int cpu_disassemble_instr(struct machine *m, struct cpu *cpu,
187     unsigned char *instr, int running, uint64_t addr, int bintrans);
188     int cpu_interrupt(struct cpu *cpu, uint64_t irq_nr);
189     int cpu_interrupt_ack(struct cpu *cpu, uint64_t irq_nr);
190 dpavlin 12 void cpu_functioncall_trace(struct cpu *cpu, uint64_t f);
191     void cpu_functioncall_trace_return(struct cpu *cpu);
192     void cpu_create_or_reset_tc(struct cpu *cpu);
193     void cpu_run_init(struct machine *machine);
194 dpavlin 4 int cpu_run(struct emul *emul, struct machine *machine);
195 dpavlin 12 void cpu_run_deinit(struct machine *machine);
196 dpavlin 4 void cpu_dumpinfo(struct machine *m, struct cpu *cpu);
197     void cpu_list_available_types(void);
198 dpavlin 10 void cpu_show_cycles(struct machine *machine, int forced);
199 dpavlin 4 struct cpu_family *cpu_family_ptr_by_number(int arch);
200     void cpu_init(void);
201    
202    
203 dpavlin 12 #define CPU_FAMILY_INIT(n,s) int n ## _cpu_family_init( \
204     struct cpu_family *fp) { \
205     /* Fill in the cpu_family struct with valid data for this arch. */ \
206     fp->name = s; \
207     fp->cpu_new = n ## _cpu_new; \
208     fp->list_available_types = n ## _cpu_list_available_types; \
209     fp->register_match = n ## _cpu_register_match; \
210     fp->disassemble_instr = n ## _cpu_disassemble_instr; \
211     fp->register_dump = n ## _cpu_register_dump; \
212     fp->run = n ## _cpu_run; \
213     fp->dumpinfo = n ## _cpu_dumpinfo; \
214     fp->show_full_statistics = n ## _cpu_show_full_statistics; \
215     fp->tlbdump = n ## _cpu_tlbdump; \
216     fp->interrupt = n ## _cpu_interrupt; \
217     fp->interrupt_ack = n ## _cpu_interrupt_ack; \
218     fp->functioncall_trace = n ## _cpu_functioncall_trace; \
219     return 1; \
220     }
221    
222    
223 dpavlin 4 #endif /* CPU_H */

  ViewVC Help
Powered by ViewVC 1.1.26