/[gxemul]/trunk/src/devices/dev_zs.c
This is repository of my old source code which isn't updated any more. Go to git.rot13.org for current projects!
ViewVC logotype

Contents of /trunk/src/devices/dev_zs.c

Parent Directory Parent Directory | Revision Log Revision Log


Revision 4 - (show annotations)
Mon Oct 8 16:18:00 2007 UTC (16 years, 6 months ago) by dpavlin
File MIME type: text/plain
File size: 6120 byte(s)
++ trunk/HISTORY	(local)
$Id: HISTORY,v 1.707 2005/04/27 16:37:33 debug Exp $
20050408	Some minor updates to the wdc. Linux now doesn't complain
		anymore if a disk is non-present.
20050409	Various minor fixes (a bintrans bug, and some other things).
		The wdc seems to work with Playstation2 emulation, but there
		is a _long_ annoying delay when disks are detected.
		Fixing a really important bintrans bug (when devices and RAM
		are mixed within 4KB pages), which was triggered with
		NetBSD/playstation2 kernels.
20050410	Adding a dummy dev_ps2_ether (just so that NetBSD doesn't
		complain as much during bootup).
		Symbols starting with '$' are now ignored.
		Renaming dev_ps2_ohci.c to dev_ohci.c, etc.
20050411	Moving the bintrans-cache-isolation check from cpu_mips.c to
		cpu_mips_coproc.c. (I thought this would give a speedup, but
		it's not noticable.)
		Better playstation2 sbus interrupt code.
		Skip ahead many ticks if the count register is read manually.
		(This increases the speed of delay-loops that simply read
		the count register.)
20050412	Updates to the playstation2 timer/interrupt code.
		Some other minor updates.
20050413	NetBSD/cobalt runs from a disk image :-) including userland;
		updating the documentation on how to install NetBSD/cobalt
		using NetBSD/pmax (!).
		Some minor bintrans updates (no real speed improvement) and
		other minor updates (playstation2 now uses the -o options).
20050414	Adding a dummy x86 (and AMD64) mode.
20050415	Adding some (32-bit and 16-bit) x86 instructions.
		Adding some initial support for non-SCSI, non-IDE floppy
		images. (The x86 mode can boot from these, more or less.)
		Moving the devices/ and include/ directories to src/devices/
		and src/include/, respectively.
20050416	Continuing on the x86 stuff. (Adding pc_bios.c and some simple
		support for software interrupts in 16-bit mode.)
20050417	Ripping out most of the x86 instruction decoding stuff, trying
		to rewrite it in a cleaner way.
		Disabling some of the least working CPU families in the
		configure script (sparc, x86, alpha, hppa), so that they are
		not enabled by default.
20050418	Trying to fix the bug which caused problems when turning on
		and off bintrans interactively, by flushing the bintrans cache
		whenever bintrans is manually (re)enabled.
20050419	Adding the 'lswi' ppc instruction.
		Minor updates to the x86 instruction decoding.
20050420	Renaming x86 register name indices from R_xx to X86_R_xx (this
		makes building on Tru64 nicer).
20050422	Adding a check for duplicate MIPS TLB entries on tlbwr/tlbwi.
20050427	Adding screenshots to guestoses.html.
		Some minor fixes and testing for the next release.

==============  RELEASE 0.3.2  ==============


1 /*
2 * Copyright (C) 2004-2005 Anders Gavare. All rights reserved.
3 *
4 * Redistribution and use in source and binary forms, with or without
5 * modification, are permitted provided that the following conditions are met:
6 *
7 * 1. Redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer.
9 * 2. Redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution.
12 * 3. The name of the author may not be used to endorse or promote products
13 * derived from this software without specific prior written permission.
14 *
15 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
16 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
17 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
18 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
19 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
20 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
21 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
22 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
23 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
24 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
25 * SUCH DAMAGE.
26 *
27 *
28 * $Id: dev_zs.c,v 1.20 2005/02/07 05:51:54 debug Exp $
29 *
30 * Zilog serial controller, used by (at least) the SGI emulation mode.
31 *
32 * TODO: Implement this correctly. The values in here are too
33 * hardcoded, and the controller should be able to handle 2 serial lines.
34 *
35 * Right now it only barely works with NetSBD/sgimips.
36 */
37
38 #include <stdio.h>
39 #include <stdlib.h>
40 #include <string.h>
41
42 #include "console.h"
43 #include "cpu.h"
44 #include "devices.h"
45 #include "machine.h"
46 #include "memory.h"
47 #include "misc.h"
48
49
50 #define ZS_TICK_SHIFT 14
51
52 struct zs_data {
53 int irq_nr;
54 int console_handle;
55 int addrmult;
56
57 int reg_select;
58
59 int tx_done;
60 };
61
62
63 /* From NetBSD: */
64 #define ZSRR0_RX_READY 1
65 #define ZSRR0_TX_READY 4
66
67
68 /*
69 * dev_zs_tick():
70 */
71 void dev_zs_tick(struct cpu *cpu, void *extra)
72 {
73 struct zs_data *d = (struct zs_data *) extra;
74
75 if (console_charavail(d->console_handle) || d->tx_done)
76 cpu_interrupt(cpu, d->irq_nr);
77 else
78 cpu_interrupt_ack(cpu, d->irq_nr);
79 }
80
81
82 /*
83 * dev_zs_access():
84 */
85 int dev_zs_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr,
86 unsigned char *data, size_t len, int writeflag, void *extra)
87 {
88 struct zs_data *d = extra;
89 uint64_t idata = 0, odata = 0;
90 int port_nr;
91
92 idata = memory_readmax64(cpu, data, len);
93 relative_addr /= d->addrmult;
94
95 port_nr = relative_addr / 8;
96
97 /* TODO: The zs controller has 2 ports... */
98 /* relative_addr &= 7; */
99
100 switch (relative_addr) {
101 case 3:
102 if (writeflag==MEM_READ) {
103 odata = ZSRR0_TX_READY;
104 if (console_charavail(d->console_handle))
105 odata |= ZSRR0_RX_READY;
106 /* debug("[ zs: read from 0x%08lx: 0x%08x ]\n",
107 (long)relative_addr, (int)odata); */
108 } else {
109 /* Hm... TODO */
110 if (d->reg_select == 0) {
111 d->reg_select = idata;
112 } else {
113 switch (d->reg_select) {
114 case 8: console_putchar(d->console_handle,
115 idata & 255);
116 break;
117 default:
118 debug("[ zs: write to (unimplemented)"
119 " register 0x%02x: 0x%08x ]\n",
120 d->reg_select, (int)idata);
121 }
122 d->reg_select = 0;
123 }
124 /* debug("[ zs: write to 0x%08lx: 0x%08x ]\n",
125 (long)relative_addr, (int)idata); */
126 }
127 break;
128 case 7:
129 if (writeflag==MEM_READ) {
130 if (console_charavail(d->console_handle))
131 odata = console_readchar(d->console_handle);
132 else
133 odata = 0;
134 /* debug("[ zs: read from 0x%08lx: 0x%08x ]\n",
135 (long)relative_addr, (int)odata); */
136 } else {
137 /* debug("[ zs: write to 0x%08lx: 0x%08x ]\n",
138 (long)relative_addr, (int)idata); */
139 console_putchar(d->console_handle, idata & 255);
140 d->tx_done = 1;
141 }
142 break;
143
144 /* hehe, perhaps 0xb and 0xf are the second channel :-) */
145
146 case 0xb:
147 if (writeflag==MEM_READ) {
148 odata = 0;
149 #if 0
150 /* TODO: Weird. Linux needs 4 here, NetBSD wants 0. */
151 odata = 4;
152 #endif
153 if (d->tx_done)
154 odata |= 2;
155 if (console_charavail(d->console_handle))
156 odata |= 4;
157 d->tx_done = 0;
158 debug("[ zs: read from 0x%08lx: 0x%08x ]\n",
159 (long)relative_addr, (int)odata);
160 } else {
161 debug("[ zs: write to 0x%08lx: 0x%08x ]\n",
162 (long)relative_addr, (int)idata);
163 }
164 break;
165
166 /* 0xf is used by Linux: */
167 case 0xf:
168 if (writeflag==MEM_READ) {
169 if (console_charavail(d->console_handle))
170 odata = console_readchar(d->console_handle);
171 else
172 odata = 0;
173 /* debug("[ zs: read from 0x%08lx: 0x%08x ]\n",
174 (long)relative_addr, (int)odata); */
175 } else {
176 /* debug("[ zs: write to 0x%08lx: 0x%08x ]\n",
177 (long)relative_addr, (int)idata); */
178 console_putchar(d->console_handle, idata & 255);
179 d->tx_done = 1;
180 }
181 break;
182 default:
183 if (writeflag==MEM_READ) {
184 debug("[ zs: read from 0x%08lx ]\n",
185 (long)relative_addr);
186 } else {
187 debug("[ zs: write to 0x%08lx: 0x%08x ]\n",
188 (long)relative_addr, (int)idata);
189 }
190 }
191
192 if (writeflag == MEM_READ)
193 memory_writemax64(cpu, data, len, odata);
194
195 dev_zs_tick(cpu, extra);
196
197 return 1;
198 }
199
200
201 /*
202 * dev_zs_init():
203 */
204 int dev_zs_init(struct machine *machine, struct memory *mem,
205 uint64_t baseaddr, int irq_nr, int addrmult, char *name)
206 {
207 struct zs_data *d;
208
209 d = malloc(sizeof(struct zs_data));
210 if (d == NULL) {
211 fprintf(stderr, "out of memory\n");
212 exit(1);
213 }
214 memset(d, 0, sizeof(struct zs_data));
215 d->irq_nr = irq_nr;
216 d->addrmult = addrmult;
217 d->console_handle = console_start_slave(machine, name);
218
219 memory_device_register(mem, "zs", baseaddr, DEV_ZS_LENGTH * addrmult,
220 dev_zs_access, d, MEM_DEFAULT, NULL);
221
222 machine_add_tickfunction(machine, dev_zs_tick, d, ZS_TICK_SHIFT);
223
224 return d->console_handle;
225 }
226

  ViewVC Help
Powered by ViewVC 1.1.26