1 |
/* |
2 |
* Copyright (C) 2004-2006 Anders Gavare. All rights reserved. |
3 |
* |
4 |
* Redistribution and use in source and binary forms, with or without |
5 |
* modification, are permitted provided that the following conditions are met: |
6 |
* |
7 |
* 1. Redistributions of source code must retain the above copyright |
8 |
* notice, this list of conditions and the following disclaimer. |
9 |
* 2. Redistributions in binary form must reproduce the above copyright |
10 |
* notice, this list of conditions and the following disclaimer in the |
11 |
* documentation and/or other materials provided with the distribution. |
12 |
* 3. The name of the author may not be used to endorse or promote products |
13 |
* derived from this software without specific prior written permission. |
14 |
* |
15 |
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND |
16 |
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
17 |
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
18 |
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE |
19 |
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
20 |
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS |
21 |
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) |
22 |
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT |
23 |
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY |
24 |
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF |
25 |
* SUCH DAMAGE. |
26 |
* |
27 |
* |
28 |
* $Id: dev_z8530.c,v 1.5 2006/02/09 20:02:59 debug Exp $ |
29 |
* |
30 |
* Zilog "zs" serial controller (Z8530). |
31 |
* |
32 |
* Features: |
33 |
* o) Two channels, 0 = "channel B", 1 = "channel A". |
34 |
* |
35 |
* This is a work in progress... TODOs include: |
36 |
* o) Implement more of the register set. |
37 |
* o) Verify that it works with other guest OSes than NetBSD and OpenBSD. |
38 |
* o) Implement DMA! |
39 |
*/ |
40 |
|
41 |
#include <stdio.h> |
42 |
#include <stdlib.h> |
43 |
#include <string.h> |
44 |
|
45 |
#include "console.h" |
46 |
#include "cpu.h" |
47 |
#include "device.h" |
48 |
#include "machine.h" |
49 |
#include "memory.h" |
50 |
#include "misc.h" |
51 |
|
52 |
#include "z8530reg.h" |
53 |
|
54 |
|
55 |
#define debug fatal |
56 |
|
57 |
#define ZS_TICK_SHIFT 14 |
58 |
#define ZS_N_REGS 16 |
59 |
#define DEV_Z8530_LENGTH 4 |
60 |
|
61 |
struct z8530_data { |
62 |
int irq_nr; |
63 |
int dma_irq_nr; |
64 |
int irq_asserted; |
65 |
|
66 |
int in_use; |
67 |
int addr_mult; |
68 |
|
69 |
/* 2 of everything, because there are two channels. */ |
70 |
int console_handle[2]; |
71 |
int reg_select[2]; |
72 |
uint8_t rr[2][ZS_N_REGS]; |
73 |
uint8_t wr[2][ZS_N_REGS]; |
74 |
}; |
75 |
|
76 |
|
77 |
/* |
78 |
* check_incoming(): |
79 |
*/ |
80 |
static void check_incoming(struct cpu *cpu, struct z8530_data *d) |
81 |
{ |
82 |
if (console_charavail(d->console_handle[0])) { |
83 |
d->rr[1][3] |= ZSRR3_IP_B_RX; |
84 |
d->rr[0][0] |= ZSRR0_RX_READY; |
85 |
} |
86 |
if (console_charavail(d->console_handle[1])) { |
87 |
d->rr[1][3] |= ZSRR3_IP_A_RX; |
88 |
d->rr[1][0] |= ZSRR0_RX_READY; |
89 |
} |
90 |
} |
91 |
|
92 |
|
93 |
/* |
94 |
* dev_z8530_tick(): |
95 |
*/ |
96 |
void dev_z8530_tick(struct cpu *cpu, void *extra) |
97 |
{ |
98 |
struct z8530_data *d = (struct z8530_data *) extra; |
99 |
int asserted = 0; |
100 |
|
101 |
if (d->rr[1][3] & ZSRR3_IP_B_TX && d->wr[0][1] & ZSWR1_TIE) |
102 |
asserted = 1; |
103 |
if (d->rr[1][3] & ZSRR3_IP_A_TX && d->wr[1][1] & ZSWR1_TIE) |
104 |
asserted = 1; |
105 |
|
106 |
d->rr[1][3] &= ~(ZSRR3_IP_B_RX | ZSRR3_IP_A_RX); |
107 |
if (!asserted) |
108 |
check_incoming(cpu, d); |
109 |
|
110 |
if (d->rr[1][3] & ZSRR3_IP_B_RX && (d->wr[0][1]&0x18) != ZSWR1_RIE_NONE) |
111 |
asserted = 1; |
112 |
if (d->rr[1][3] & ZSRR3_IP_A_RX && (d->wr[1][1]&0x18) != ZSWR1_RIE_NONE) |
113 |
asserted = 1; |
114 |
|
115 |
if (!(d->wr[1][9] & ZSWR9_MASTER_IE)) |
116 |
asserted = 0; |
117 |
|
118 |
if (asserted) |
119 |
cpu_interrupt(cpu, d->irq_nr); |
120 |
|
121 |
if (d->irq_asserted && !asserted) |
122 |
cpu_interrupt_ack(cpu, d->irq_nr); |
123 |
|
124 |
d->irq_asserted = asserted; |
125 |
} |
126 |
|
127 |
|
128 |
/* |
129 |
* dev_z8530_access(): |
130 |
*/ |
131 |
DEVICE_ACCESS(z8530) |
132 |
{ |
133 |
struct z8530_data *d = extra; |
134 |
uint64_t idata = 0, odata = 0; |
135 |
int port_nr; |
136 |
|
137 |
if (writeflag == MEM_WRITE) |
138 |
idata = memory_readmax64(cpu, data, len); |
139 |
|
140 |
/* Both ports are always ready to transmit: */ |
141 |
d->rr[0][0] |= ZSRR0_TX_READY | ZSRR0_DCD | ZSRR0_CTS; |
142 |
d->rr[1][0] |= ZSRR0_TX_READY | ZSRR0_DCD | ZSRR0_CTS; |
143 |
|
144 |
relative_addr /= d->addr_mult; |
145 |
|
146 |
port_nr = relative_addr / 2; |
147 |
relative_addr &= 1; |
148 |
|
149 |
if (relative_addr == 0) { |
150 |
/* Register access: */ |
151 |
if (writeflag == MEM_READ) { |
152 |
odata = d->rr[port_nr][d->reg_select[port_nr]]; |
153 |
if (d->reg_select[port_nr] != 0) |
154 |
debug("[ z8530: read from port %i reg %2i: " |
155 |
"0x%02x ]\n", port_nr, d->reg_select[ |
156 |
port_nr], (int)odata); |
157 |
d->reg_select[port_nr] = 0; |
158 |
} else { |
159 |
if (d->reg_select[port_nr] == 0) { |
160 |
d->reg_select[port_nr] = idata & 15; |
161 |
} else { |
162 |
d->wr[port_nr][d->reg_select[port_nr]] = idata; |
163 |
switch (d->reg_select[port_nr]) { |
164 |
case 8: /* Interrupt ack: */ |
165 |
if (idata == ZSWR0_CLR_INTR) |
166 |
d->rr[1][3] = 0; |
167 |
break; |
168 |
default:debug("[ z8530: write to port %i reg " |
169 |
"%2i: 0x%02x ]\n", port_nr, d-> |
170 |
reg_select[port_nr], (int)idata); |
171 |
} |
172 |
d->reg_select[port_nr] = 0; |
173 |
} |
174 |
} |
175 |
} else { |
176 |
/* Data access: */ |
177 |
if (writeflag == MEM_READ) { |
178 |
int x = console_readchar(d->console_handle[port_nr]); |
179 |
d->rr[port_nr][0] &= ~ZSRR0_RX_READY; |
180 |
odata = x < 0? 0 : x; |
181 |
} else { |
182 |
idata &= 255; |
183 |
if (idata != 0) |
184 |
console_putchar(d->console_handle[port_nr], |
185 |
idata); |
186 |
if (1 /* d->wr[port_nr][1] & ZSWR1_TIE */) { |
187 |
if (port_nr == 0) |
188 |
d->rr[1][3] |= ZSRR3_IP_B_TX; |
189 |
else |
190 |
d->rr[1][3] |= ZSRR3_IP_A_TX; |
191 |
} |
192 |
} |
193 |
} |
194 |
|
195 |
if (writeflag == MEM_READ) |
196 |
memory_writemax64(cpu, data, len, odata); |
197 |
|
198 |
dev_z8530_tick(cpu, extra); |
199 |
|
200 |
return 1; |
201 |
} |
202 |
|
203 |
|
204 |
DEVINIT(z8530) |
205 |
{ |
206 |
struct z8530_data *d = malloc(sizeof(struct z8530_data)); |
207 |
char tmp[100]; |
208 |
|
209 |
if (d == NULL) { |
210 |
fprintf(stderr, "out of memory\n"); |
211 |
exit(1); |
212 |
} |
213 |
memset(d, 0, sizeof(struct z8530_data)); |
214 |
d->irq_nr = devinit->irq_nr; |
215 |
d->dma_irq_nr = devinit->dma_irq_nr; |
216 |
d->in_use = devinit->in_use; |
217 |
d->addr_mult = devinit->addr_mult; |
218 |
|
219 |
snprintf(tmp, sizeof(tmp), "%s [ch-b]", devinit->name); |
220 |
d->console_handle[0] = console_start_slave(devinit->machine, tmp, |
221 |
d->in_use); |
222 |
snprintf(tmp, sizeof(tmp), "%s [ch-a]", devinit->name); |
223 |
d->console_handle[1] = console_start_slave(devinit->machine, tmp, 0); |
224 |
|
225 |
if (devinit->name2 != NULL && devinit->name2[0]) |
226 |
snprintf(tmp, sizeof(tmp), "%s [%s]", devinit->name, |
227 |
devinit->name2); |
228 |
else |
229 |
snprintf(tmp, sizeof(tmp), "%s", devinit->name); |
230 |
|
231 |
memory_device_register(devinit->machine->memory, tmp, devinit->addr, |
232 |
DEV_Z8530_LENGTH * d->addr_mult, dev_z8530_access, d, DM_DEFAULT, |
233 |
NULL); |
234 |
|
235 |
machine_add_tickfunction(devinit->machine, dev_z8530_tick, d, |
236 |
ZS_TICK_SHIFT); |
237 |
|
238 |
devinit->return_ptr = (void *)(size_t) d->console_handle[0]; |
239 |
|
240 |
return 1; |
241 |
} |
242 |
|