/[gxemul]/trunk/src/devices/dev_wdsc.c
This is repository of my old source code which isn't updated any more. Go to git.rot13.org for current projects!
ViewVC logotype

Annotation of /trunk/src/devices/dev_wdsc.c

Parent Directory Parent Directory | Revision Log Revision Log


Revision 32 - (hide annotations)
Mon Oct 8 16:20:58 2007 UTC (16 years, 6 months ago) by dpavlin
File MIME type: text/plain
File size: 9965 byte(s)
++ trunk/HISTORY	(local)
$Id: HISTORY,v 1.1421 2006/11/06 05:32:37 debug Exp $
20060816	Adding a framework for emulated/virtual timers (src/timer.c),
		using only setitimer().
		Rewriting the mc146818 to use the new timer framework.
20060817	Adding a call to gettimeofday() every now and then (once every
		second, at the moment) to resynch the timer if it drifts.
		Beginning to convert the ISA timer interrupt mechanism (8253
		and 8259) to use the new timer framework.
		Removing the -I command line option.
20060819	Adding the -I command line option again, with new semantics.
		Working on Footbridge timer interrupts; NetBSD/NetWinder and
		NetBSD/CATS now run at correct speed, but unfortunately with
		HUGE delays during bootup.
20060821	Some minor m68k updates. Adding the first instruction: nop. :)
		Minor Alpha emulation updates.
20060822	Adding a FreeBSD development specific YAMON environment
		variable ("khz") (as suggested by Bruce M. Simpson).
		Moving YAMON environment variable initialization from
		machine_evbmips.c into promemul/yamon.c, and adding some more
		variables.
		Continuing on the LCA PCI bus controller (for Alpha machines).
20060823	Continuing on the timer stuff: experimenting with MIPS count/
		compare interrupts connected to the timer framework.
20060825	Adding bogus SCSI commands 0x51 (SCSICDROM_READ_DISCINFO) and
		0x52 (SCSICDROM_READ_TRACKINFO) to the SCSI emulation layer,
		to allow NetBSD/pmax 4.0_BETA to be installed from CDROM.
		Minor updates to the LCA PCI controller.
20060827	Implementing a CHIP8 cpu mode, and a corresponding CHIP8
		machine, for fun. Disassembly support for all instructions,
		and most of the common instructions have been implemented: mvi,
		mov_imm, add_imm, jmp, rand, cls, sprite, skeq_imm, jsr,
		skne_imm, bcd, rts, ldr, str, mov, or, and, xor, add, sub,
		font, ssound, sdelay, gdelay, bogus skup/skpr, skeq, skne.
20060828	Beginning to convert the CHIP8 cpu in the CHIP8 machine to a
		(more correct) RCA 180x cpu. (Disassembly for all 1802
		instructions has been implemented, but no execution yet, and
		no 1805 extended instructions.)
20060829	Minor Alpha emulation updates.
20060830	Beginning to experiment a little with PCI IDE for SGI O2.
		Fixing the cursor key mappings for MobilePro 770 emulation.
		Fixing the LK201 warning caused by recent NetBSD/pmax.
		The MIPS R41xx standby, suspend, and hibernate instructions now
		behave like the RM52xx/MIPS32/MIPS64 wait instruction.
		Fixing dev_wdc so it calculates correct (64-bit) offsets before
		giving them to diskimage_access().
20060831	Continuing on Alpha emulation (OSF1 PALcode).
20060901	Minor Alpha updates; beginning on virtual memory pagetables.
		Removed the limit for max nr of devices (in preparation for
		allowing devices' base addresses to be changed during runtime).
		Adding a hack for MIPS [d]mfc0 select 0 (except the count
		register), so that the coproc register is simply copied.
		The MIPS suspend instruction now exits the emulator, instead
		of being treated as a wait instruction (this causes NetBSD/
		hpcmips to get correct 'halt' behavior).
		The VR41xx RTC now returns correct time.
		Connecting the VR41xx timer to the timer framework (fixed at
		128 Hz, for now).
		Continuing on SPARC emulation, adding more instructions:
		restore, ba_xcc, ble. The rectangle drawing demo works :)
		Removing the last traces of the old ENABLE_CACHE_EMULATION
		MIPS stuff (not usable with dyntrans anyway).
20060902	Splitting up src/net.c into several smaller files in its own
		subdirectory (src/net/).
20060903	Cleanup of the files in src/net/, to make them less ugly.
20060904	Continuing on the 'settings' subsystem.
		Minor progress on the SPARC emulation mode.
20060905	Cleanup of various things, and connecting the settings
		infrastructure to various subsystems (emul, machine, cpu, etc).
		Changing the lk201 mouse update routine to not rely on any
		emulated hardware framebuffer cursor coordinates, but instead
		always do (semi-usable) relative movements.
20060906	Continuing on the lk201 mouse stuff. Mouse behaviour with
		multiple framebuffers (which was working in Ultrix) is now
		semi-broken (but it still works, in a way).
		Moving the documentation about networking into its own file
		(networking.html), and refreshing it a bit. Adding an example
		of how to use ethernet frame direct-access (udp_snoop).
20060907	Continuing on the settings infrastructure.
20060908	Minor updates to SH emulation: for 32-bit emulation: delay
		slots and the 'jsr @Rn' instruction. I'm putting 64-bit SH5 on
		ice, for now.
20060909-10	Implementing some more 32-bit SH instructions. Removing the
		64-bit mode completely. Enough has now been implemented to run
		the rectangle drawing demo. :-)
20060912	Adding more SH instructions.
20060916	Continuing on SH emulation (some more instructions: div0u,
		div1, rotcl/rotcr, more mov instructions, dt, braf, sets, sett,
		tst_imm, dmuls.l, subc, ldc_rm_vbr, movt, clrt, clrs, clrmac).
		Continuing on the settings subsystem (beginning on reading/
		writing settings, removing bugs, and connecting more cpus to
		the framework).
20060919	More work on SH emulation; adding an ldc banked instruction,
		and attaching a 640x480 framebuffer to the Dreamcast machine
		mode (NetBSD/dreamcast prints the NetBSD copyright banner :-),
		and then panics).
20060920	Continuing on the settings subsystem.
20060921	Fixing the Footbridge timer stuff so that NetBSD/cats and
		NetBSD/netwinder boot up without the delays.
20060922	Temporarily hardcoding MIPS timer interrupt to 100 Hz. With
		'wait' support disabled, NetBSD/malta and Linux/malta run at
		correct speed.
20060923	Connecting dev_gt to the timer framework, so that NetBSD/cobalt
		runs at correct speed.
		Moving SH4-specific memory mapped registers into its own
		device (dev_sh4.c).
		Running with -N now prints "idling" instead of bogus nr of
		instrs/second (which isn't valid anyway) while idling.
20060924	Algor emulation should now run at correct speed.
		Adding disassembly support for some MIPS64 revision 2
		instructions: ext, dext, dextm, dextu.
20060926	The timer framework now works also when the MIPS wait
		instruction is used.
20060928	Re-implementing checks for coprocessor availability for MIPS
		cop0 instructions. (Thanks to Carl van Schaik for noticing the
		lack of cop0 availability checks.)
20060929	Implementing an instruction combination hack which treats
		NetBSD/pmax' idle loop as a wait-like instruction.
20060930	The ENTRYHI_R_MASK was missing in (at least) memory_mips_v2p.c,
		causing TLB lookups to sometimes succeed when they should have
		failed. (A big thank you to Juli Mallett for noticing the
		problem.)
		Adding disassembly support for more MIPS64 revision 2 opcodes
		(seb, seh, wsbh, jalr.hb, jr.hb, synci, ins, dins, dinsu,
		dinsm, dsbh, dshd, ror, dror, rorv, drorv, dror32). Also
		implementing seb, seh, dsbh, dshd, and wsbh.
		Implementing an instruction combination hack for Linux/pmax'
		idle loop, similar to the NetBSD/pmax case.
20061001	Changing the NetBSD/sgimips install instructions to extract
		files from an iso image, instead of downloading them via ftp.
20061002	More-than-31-bit userland addresses in memory_mips_v2p.c were
		not actually working; applying a fix from Carl van Schaik to
		enable them to work + making some other updates (adding kuseg
		support).
		Fixing hpcmips (vr41xx) timer initialization.
		Experimenting with O(n)->O(1) reduction in the MIPS TLB lookup
		loop. Seems to work both for R3000 and non-R3000.
20061003	Continuing a little on SH emulation (adding more control
		registers; mini-cleanup of memory_sh.c).
20061004	Beginning on a dev_rtc, a clock/timer device for the test
		machines; also adding a demo, and some documentation.
		Fixing a bug in SH "mov.w @(disp,pc),Rn" (the result wasn't
		sign-extended), and adding the addc and ldtlb instructions.
20061005	Contining on SH emulation: virtual to physical address
		translation, and a skeleton exception mechanism.
20061006	Adding more SH instructions (various loads and stores, rte,
		negc, muls.w, various privileged register-move instructions).
20061007	More SH instructions: various move instructions, trapa, div0s,
		float, fdiv, ftrc.
		Continuing on dev_rtc; removing the rtc demo.
20061008	Adding a dummy Dreamcast PROM module. (Homebrew Dreamcast
		programs using KOS libs need this.)
		Adding more SH instructions: "stc vbr,rn", rotl, rotr, fsca,
		fmul, fadd, various floating-point moves, etc. A 256-byte
		demo for Dreamcast runs :-)
20061012	Adding the SH "lds Rm,pr" and bsr instructions.
20061013	More SH instructions: "sts fpscr,rn", tas.b, and some more
		floating point instructions, cmp/str, and more moves.
		Adding a dummy dev_pvr (Dreamcast graphics controller).
20061014	Generalizing the expression evaluator (used in the built-in
		debugger) to support parentheses and +-*/%^&|.
20061015	Removing the experimental tlb index hint code in
		mips_memory_v2p.c, since it didn't really have any effect.
20061017	Minor SH updates; adding the "sts pr,Rn", fcmp/gt, fneg,
		frchg, and some other instructions. Fixing missing sign-
		extension in an 8-bit load instruction.
20061019	Adding a simple dev_dreamcast_rtc.
		Implementing memory-mapped access to the SH ITLB/UTLB arrays.
20061021	Continuing on various SH and Dreamcast things: sh4 timers,
		debug messages for dev_pvr, fixing some virtual address
		translation bugs, adding the bsrf instruction.
		The NetBSD/dreamcast GENERIC_MD kernel now reaches userland :)
		Adding a dummy dev_dreamcast_asic.c (not really useful yet).
		Implementing simple support for Store Queues.
		Beginning on the PVR Tile Accelerator.
20061022	Generalizing the PVR framebuffer to support off-screen drawing,
		multiple bit-depths, etc. (A small speed penalty, but most
		likely worth it.)
		Adding more SH instructions (mulu.w, fcmp/eq, fsub, fmac,
		fschg, and some more); correcting bugs in "fsca" and "float".
20061024	Adding the SH ftrv (matrix * vector) instruction. Marcus
		Comstedt's "tatest" example runs :) (wireframe only).
		Correcting disassembly for SH floating point instructions that
		use the xd* registers.
		Adding the SH fsts instruction.
		In memory_device_dyntrans_access(), only the currently used
		range is now invalidated, and not the entire device range.
20061025	Adding a dummy AVR32 cpu mode skeleton.
20061026	Various Dreamcast updates; beginning on a Maple bus controller.
20061027	Continuing on the Maple bus. A bogus Controller, Keyboard, and
		Mouse can now be detected by NetBSD and KOS homebrew programs.
		Cleaning up the SH4 Timer Management Unit, and beginning on
		SH4 interrupts.
		Implementing the Dreamcast SYSASIC.
20061028	Continuing on the SYSASIC.
		Adding the SH fsqrt instruction.
		memory_sh.c now actually scans the ITLB.
		Fixing a bug in dev_sh4.c, related to associative writes into
		the memory-mapped UTLB array. NetBSD/dreamcast now reaches
		userland stably, and prints the "Terminal type?" message :-]
		Implementing enough of the Dreamcast keyboard to make NetBSD
		accept it for input.
		Enabling SuperH for stable (non-development) builds.
		Adding NetBSD/dreamcast to the documentation, although it
		doesn't support root-on-nfs yet.
20061029	Changing usleep(1) calls in the debugger to to usleep(10000)
		(according to Brian Foley, this makes GXemul run better on
		MacOS X).
		Making the Maple "Controller" do something (enough to barely
		interact with dcircus.elf).
20061030-31	Some progress on the PVR. More test programs start running (but
		with strange output).
		Various other SH4-related updates.
20061102	Various Dreamcast and SH4 updates; more KOS demos run now.
20061104	Adding a skeleton dev_mb8696x.c (the Dreamcast's LAN adapter).
20061105	Continuing on the MB8696x; NetBSD/dreamcast detects it as mbe0.
		Testing for the release.

==============  RELEASE 0.4.3  ==============


1 dpavlin 4 /*
2 dpavlin 22 * Copyright (C) 2004-2006 Anders Gavare. All rights reserved.
3 dpavlin 4 *
4     * Redistribution and use in source and binary forms, with or without
5     * modification, are permitted provided that the following conditions are met:
6     *
7     * 1. Redistributions of source code must retain the above copyright
8     * notice, this list of conditions and the following disclaimer.
9     * 2. Redistributions in binary form must reproduce the above copyright
10     * notice, this list of conditions and the following disclaimer in the
11     * documentation and/or other materials provided with the distribution.
12     * 3. The name of the author may not be used to endorse or promote products
13     * derived from this software without specific prior written permission.
14     *
15     * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
16     * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
17     * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
18     * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
19     * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
20     * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
21     * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
22     * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
23     * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
24     * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
25     * SUCH DAMAGE.
26     *
27     *
28 dpavlin 32 * $Id: dev_wdsc.c,v 1.32 2006/10/07 02:05:21 debug Exp $
29 dpavlin 4 *
30     * WDSC SCSI (WD33C93) controller.
31     * (For SGI-IP22. See sys/arch/sgimips/hpc/sbic* in NetBSD for details.)
32     *
33     * TODO: This device doesn't do much yet.
34     */
35    
36     #include <stdio.h>
37     #include <stdlib.h>
38     #include <string.h>
39    
40     #include "cpu.h"
41     #include "devices.h"
42     #include "diskimage.h"
43     #include "machine.h"
44     #include "memory.h"
45     #include "misc.h"
46    
47     #include "wdsc_sbicreg.h"
48    
49    
50     struct wdsc_data {
51     int irq_nr;
52     int controller_nr;
53    
54     int register_select;
55     unsigned char reg[DEV_WDSC_NREGS];
56    
57     int irq_pending;
58    
59     int buf_allocatedlen;
60     int buf_curptr;
61     unsigned char *buf;
62    
63     int current_phase;
64    
65     struct scsi_transfer *xfer;
66     };
67    
68    
69 dpavlin 32 DEVICE_TICK(wdsc)
70 dpavlin 4 {
71     struct wdsc_data *d = extra;
72    
73     if (d->irq_pending)
74     cpu_interrupt(cpu, d->irq_nr);
75     else
76     cpu_interrupt_ack(cpu, d->irq_nr);
77     }
78    
79    
80     /*
81     * dev_wdsc_regwrite():
82     *
83     * Handle writes to WDSC registers.
84     */
85     static void dev_wdsc_regwrite(struct cpu *cpu, struct wdsc_data *d, int idata)
86     {
87     d->reg[d->register_select] = idata & 0xff;
88    
89     debug("[ wdsc: write to register %i", d->register_select);
90    
91     switch (d->register_select) {
92    
93     case SBIC_myid:
94     debug(" (myid): 0x%02x => ", (int)idata);
95     if (idata & SBIC_ID_FS_16_20)
96     debug("16-20MHz, ");
97     if (idata & SBIC_ID_FS_12_15)
98     debug("12-15MHz, ");
99     if (idata & SBIC_ID_RAF)
100     debug("RAF(?), ");
101     if (idata & SBIC_ID_EHP)
102     debug("Parity, ");
103     if (idata & SBIC_ID_EAF)
104     debug("EnableAdvancedFeatures, ");
105     debug("ID=%i", idata & SBIC_ID_MASK);
106     break;
107    
108     case SBIC_control:
109     debug(" (control): 0x%02x =>", (int)idata);
110     if (idata & SBIC_CTL_DMA)
111     debug(" SingleByteDMA");
112     if (idata & SBIC_CTL_DBA_DMA)
113     debug(" DirectBufferAccess");
114     if (idata & SBIC_CTL_BURST_DMA)
115     debug(" BurstDMA");
116     if (idata & SBIC_CTL_HHP)
117     debug(" HaltOnParity");
118     if (idata & SBIC_CTL_EDI)
119     debug(" EndDisconIntr");
120     if (idata & SBIC_CTL_IDI)
121     debug(" IntermediateDisconIntr");
122     if (idata & SBIC_CTL_HA)
123     debug(" HaltOnATN");
124     if (idata & SBIC_CTL_HSP)
125     debug(" HaltOnParityError");
126    
127     if (idata == SBIC_CTL_NO_DMA)
128     debug(" PIO");
129    
130     /* TODO: When/how are interrupts acknowledged? */
131     if (idata & SBIC_CTL_EDI)
132     d->irq_pending = 0;
133    
134     break;
135    
136     case SBIC_count_hi:
137     debug(" (count_hi): 0x%02x", (int)idata);
138     break;
139    
140     case SBIC_count_med:
141     debug(" (count_med): 0x%02x", (int)idata);
142     break;
143    
144     case SBIC_count_lo:
145     debug(" (count_lo): 0x%02x", (int)idata);
146     break;
147    
148     case SBIC_selid:
149     debug(" (selid): 0x%02x => ", (int)idata);
150    
151     if (idata & SBIC_SID_SCC)
152     debug("SelectCommandChaining, ");
153     if (idata & SBIC_SID_FROM_SCSI)
154     debug("FromSCSI, ");
155     else
156     debug("ToSCSI, ");
157    
158     debug("id %i", idata & SBIC_SID_IDMASK);
159     break;
160    
161     case SBIC_rselid:
162     debug(" (rselid): 0x%02x => ", (int)idata);
163    
164     if (idata & SBIC_RID_ER)
165     debug("EnableReselection, ");
166     if (idata & SBIC_RID_ES)
167     debug("EnableSelection, ");
168     if (idata & SBIC_RID_DSP)
169     debug("DisableSelectParity, ");
170     if (idata & SBIC_RID_SIV)
171     debug("SourceIDValid, ");
172    
173     debug("id %i", idata & SBIC_RID_MASK);
174     break;
175    
176     case SBIC_cmd:
177     debug(" (cmd): 0x%02x => ", (int)idata);
178    
179     /* SBT = Single Byte Transfer */
180     if (idata & SBIC_CMD_SBT)
181     debug("SBT, ");
182    
183     /* Handle commands: */
184     switch (idata & SBIC_CMD_MASK) {
185     case SBIC_CMD_RESET:
186     debug("RESET");
187     d->irq_pending = 1;
188     d->reg[SBIC_csr] = SBIC_CSR_RESET;
189     break;
190     case SBIC_CMD_ABORT:
191     debug("ABORT");
192     break;
193     case SBIC_CMD_SEL_ATN:
194     debug("SEL_ATN");
195     d->irq_pending = 1;
196     d->reg[SBIC_csr] = SBIC_CSR_SEL_TIMEO;
197     if (d->controller_nr == 0 && diskimage_exist(
198     cpu->machine, d->reg[SBIC_selid] &
199 dpavlin 6 SBIC_SID_IDMASK, DISKIMAGE_SCSI)) {
200 dpavlin 4 if (d->xfer != NULL)
201     scsi_transfer_free(d->xfer);
202     d->xfer = scsi_transfer_alloc();
203    
204     /* According to NetBSD, we can go either to
205     SBIC_CSR_MIS_2 | CMD_PHASE, or
206     SBIC_CSR_MIS_2 | MESG_OUT_PHASE. */
207    
208     d->reg[SBIC_csr] = SBIC_CSR_MIS_2 | CMD_PHASE;
209    
210     d->current_phase = CMD_PHASE;
211     }
212     break;
213     case SBIC_CMD_XFER_INFO:
214     debug("XFER_INFO");
215    
216     if (d->buf != NULL)
217     free(d->buf);
218    
219     d->buf_allocatedlen = (d->reg[SBIC_count_hi] << 16)
220     + (d->reg[SBIC_count_med] << 8) +
221     d->reg[SBIC_count_lo];
222    
223     d->buf = malloc(d->buf_allocatedlen);
224     if (d->buf == NULL) {
225     fprintf(stderr, "out of memory in wdsc\n");
226     exit(1);
227     }
228    
229     d->buf_curptr = 0;
230     d->irq_pending = 0;
231     break;
232     default:
233     debug("unimplemented command");
234     }
235     break;
236    
237     case SBIC_data:
238     debug(" (data): 0x%02x", (int)idata);
239    
240     switch (d->reg[SBIC_cmd] & ~SBIC_CMD_SBT) {
241     case SBIC_CMD_XFER_INFO:
242     if (d->buf == NULL || d->buf_curptr >=
243     d->buf_allocatedlen) {
244     fprintf(stderr, "fatal error in wdsc\n");
245     exit(1);
246     }
247    
248     d->buf[d->buf_curptr++] = idata;
249    
250     if (d->buf_curptr >= d->buf_allocatedlen) {
251     int res;
252    
253     /*
254     * Transfer buf to/from the SCSI unit:
255     */
256    
257     switch (d->current_phase) {
258     case CMD_PHASE:
259     scsi_transfer_allocbuf(
260     &d->xfer->cmd_len, &d->xfer->cmd,
261     d->buf_allocatedlen, 1);
262     memcpy(d->xfer->cmd, d->buf,
263     d->buf_allocatedlen);
264     break;
265     default:
266     fatal("wdsc: unimplemented phase %i!\n",
267     d->current_phase);
268     }
269    
270     res = diskimage_scsicommand(cpu,
271     d->reg[SBIC_selid] & SBIC_SID_IDMASK,
272 dpavlin 6 DISKIMAGE_SCSI, d->xfer);
273 dpavlin 4 debug("{ res = %i }", res);
274    
275     d->irq_pending = 1;
276    
277     if (res == 2)
278     d->reg[SBIC_csr] = SBIC_CSR_XFERRED |
279     DATA_OUT_PHASE;
280     else
281     d->reg[SBIC_csr] = SBIC_CSR_XFERRED |
282     DATA_IN_PHASE;
283    
284     /* status phase? msg in and msg out? */
285     }
286     break;
287     default:
288     fatal("[ wdsc: don't know how to handle data for "
289     "cmd = 0x%02x ]\n", d->reg[SBIC_cmd]);
290     }
291    
292     break;
293    
294     default:
295     debug(" (TODO): 0x%02x", (int)idata);
296     }
297    
298     debug(" ]\n");
299    
300     /* After writing to a register, advance to the next: */
301     d->register_select ++;
302     }
303    
304    
305     /*
306     * dev_wdsc_access():
307     */
308 dpavlin 22 DEVICE_ACCESS(wdsc)
309 dpavlin 4 {
310 dpavlin 22 size_t i;
311 dpavlin 4 struct wdsc_data *d = extra;
312     uint64_t idata = 0, odata = 0;
313    
314 dpavlin 18 if (writeflag == MEM_WRITE)
315     idata = memory_readmax64(cpu, data, len);
316 dpavlin 4
317     /*
318     * All registers on the WDSC seem to be accessed by writing the
319     * register number to one address (SBIC_ADDR), and then reading/
320     * writing another address (SBIC_VAL).
321     *
322     * On SGI-IP22, these are at offset 3 and 7, respectively.
323     *
324     * TODO: If this device is to be used by other machine types, then
325     * this needs to be conditionalized.
326     */
327     relative_addr = (relative_addr - 3) / 4;
328    
329     switch (relative_addr) {
330    
331     case SBIC_ADDR:
332     /*
333     * Reading the combined ADDR/ASR returns the Status
334     * Register, writing selects which register to access
335     * via SBIC_VAL.
336     */
337     if (writeflag == MEM_READ) {
338     odata = SBIC_ASR_DBR;
339     if (d->irq_pending)
340     odata |= SBIC_ASR_INT;
341    
342     debug("[ wdsc: read from Status Register: %02x ]\n",
343     (int)odata);
344     } else {
345     d->register_select = idata & (DEV_WDSC_NREGS - 1);
346     }
347     break;
348    
349     case SBIC_VAL:
350     if (writeflag == MEM_READ) {
351     odata = d->reg[d->register_select];
352    
353     if (d->register_select == SBIC_csr) {
354     /* TODO: when should interrupts actually be
355     ack:ed? */
356     d->irq_pending = 0;
357     }
358    
359     debug("[ wdsc: read from register %i: 0x%02x ]\n",
360     d->register_select, (int)odata);
361     } else {
362     dev_wdsc_regwrite(cpu, d, idata & 0xff);
363     }
364     break;
365    
366     default:
367     /* These should never occur: */
368     if (writeflag==MEM_READ) {
369     fatal("[ wdsc: read from 0x%x:", (int)relative_addr);
370     for (i=0; i<len; i++)
371     fatal(" %02x", data[i]);
372     fatal(" (len=%i) ]\n", len);
373     } else {
374     fatal("[ wdsc: write to 0x%x:", (int)relative_addr);
375     for (i=0; i<len; i++)
376     fatal(" %02x", data[i]);
377     fatal(" (len=%i) ]\n", len);
378     }
379     }
380    
381     if (writeflag == MEM_READ)
382     memory_writemax64(cpu, data, len, odata);
383    
384     dev_wdsc_tick(cpu, extra);
385    
386     return 1;
387     }
388    
389    
390     /*
391     * dev_wdsc_init():
392     */
393     void dev_wdsc_init(struct machine *machine, struct memory *mem,
394     uint64_t baseaddr, int controller_nr, int irq_nr)
395     {
396     struct wdsc_data *d;
397    
398     d = malloc(sizeof(struct wdsc_data));
399     if (d == NULL) {
400     fprintf(stderr, "out of memory\n");
401     exit(1);
402     }
403     memset(d, 0, sizeof(struct wdsc_data));
404     d->irq_nr = irq_nr;
405     d->controller_nr = controller_nr;
406    
407     memory_device_register(mem, "wdsc", baseaddr, DEV_WDSC_LENGTH,
408 dpavlin 20 dev_wdsc_access, d, DM_DEFAULT, NULL);
409 dpavlin 4
410 dpavlin 24 machine_add_tickfunction(machine, dev_wdsc_tick, d, 14, 0.0);
411 dpavlin 4 }
412    

  ViewVC Help
Powered by ViewVC 1.1.26