/[gxemul]/trunk/src/devices/dev_sgi_mardigras.c
This is repository of my old source code which isn't updated any more. Go to git.rot13.org for current projects!
ViewVC logotype

Contents of /trunk/src/devices/dev_sgi_mardigras.c

Parent Directory Parent Directory | Revision Log Revision Log


Revision 22 - (show annotations)
Mon Oct 8 16:19:37 2007 UTC (16 years, 6 months ago) by dpavlin
File MIME type: text/plain
File size: 8486 byte(s)
++ trunk/HISTORY	(local)
$Id: HISTORY,v 1.1121 2006/02/18 21:03:08 debug Exp $
20051126	Cobalt and PReP now work with the 21143 NIC.
		Continuing on Alpha dyntrans things.
		Fixing some more left-shift-by-24 to unsigned.
20051127	Working on OpenFirmware emulation; major cleanup/redesign.
		Progress on MacPPC emulation: NetBSD detects two CPUs (when
		running with -n 2), framebuffer output (for text) works.
		Adding quick-hack Bandit PCI controller and "gc" interrupt
		controller for MacPPC.
20051128	Changing from a Bandit to a Uni-North controller for macppc.
		Continuing on OpenFirmware and MacPPC emulation in general
		(obio controller, and wdc attached to the obio seems to work).
20051129	More work on MacPPC emulation (adding a dummy ADB controller).
		Continuing the PCI bus cleanup (endianness and tag composition)
		and rewriting all PCI controllers' access functions.
20051130	Various minor PPC dyntrans optimizations.
		Manually inlining some parts of the framebuffer redraw routine.
		Slowly beginning the conversion of the old MIPS emulation into
		dyntrans (but this will take quite some time to get right).
		Generalizing quick_pc_to_pointers.
20051201	Documentation update (David Muse has made available a kernel
		which simplifies Debian/DECstation installation).
		Continuing on the ADB bus controller.
20051202	Beginning a rewrite of the Zilog serial controller (dev_zs).
20051203	Continuing on the zs rewrite (now called dev_z8530); conversion
		to devinit style.
		Reworking some of the input-only vs output-only vs input-output
		details of src/console.c, better warning messages, and adding
		a debug dump.
		Removing the concept of "device state"; it wasn't really used.
		Changing some debug output (-vv should now be used to show all
		details about devices and busses; not shown during normal
		startup anymore).
		Beginning on some SPARC instruction disassembly support.
20051204	Minor PPC updates (WALNUT skeleton stuff).
		Continuing on the MIPS dyntrans rewrite.
		More progress on the ADB controller (a keyboard is "detected"
		by NetBSD and OpenBSD).
		Downgrading OpenBSD/arc as a guest OS from "working" to
		"almost working" in the documentation.
		Progress on Algor emulation ("v3" PCI controller).
20051205	Minor updates.
20051207	Sorting devices according to address; this reduces complexity
		of device lookups from O(n) to O(log n) in memory_rw (but no
		real performance increase (yet) in experiments).
20051210	Beginning the work on native dyntrans backends (by making a
		simple skeleton; so far only for Alpha hosts).
20051211	Some very minor SPARC updates.
20051215	Fixing a bug in the MIPS mul (note: not mult) instruction,
		so it also works with non-64-bit emulation. (Thanks to Alec
		Voropay for noticing the problem.)
20051216	More work on the fake/empty/simple/skeleton/whatever backend;
		performance doesn't increase, so this isn't really worth it,
		but it was probably worth it to prepare for a real backend
		later.
20051219	More instr call statistics gathering and analysis stuff.
20051220	Another fix for MIPS 'mul'. Also converting mul and {d,}cl{o,z}
		to dyntrans.
		memory_ppc.c syntax error fix (noticed by Peter Valchev).
		Beginning to move out machines from src/machine.c into
		individual files in src/machines (in a way similar to the
		autodev system for devices).
20051222	Updating the documentation regarding NetBSD/pmax 3.0.
20051223	- " - NetBSD/cats 3.0.
20051225	- " - NetBSD/hpcmips 3.0.
20051226	Continuing on the machine registry redesign.
		Adding support for ARM rrx (33-bit rotate).
		Fixing some signed/unsigned issues (exposed by gcc -W).
20051227	Fixing the bug which prevented a NetBSD/prep 3.0 install kernel
		from starting (triggered when an mtmsr was the last instruction
		on a page). Unfortunately not enough to get the kernel to run
		as well as the 2.1 kernels did.
20051230	Some dyntrans refactoring.
20051231	Continuing on the machine registry redesign.
20060101-10	Continuing... moving more machines. Moving MD interrupt stuff
		from machine.c into a new src/machines/interrupts.c.
20060114	Adding various mvmeppc machine skeletons.
20060115	Continuing on mvme* stuff. NetBSD/mvmeppc prints boot messages
		(for MVME1600) and reaches the root device prompt, but no
		specific hardware devices are emulated yet.
20060116	Minor updates to the mvme1600 emulation mode; the Eagle PCI bus
		seems to work without much modification, and a 21143 can be
		detected, interrupts might work (but untested so far).
		Adding a fake MK48Txx (mkclock) device, for NetBSD/mvmeppc.
20060121	Adding an aux control register for ARM. (A BIG thank you to
		Olivier Houchard for tracking down this bug.)
20060122	Adding more ARM instructions (smulXY), and dev_iq80321_7seg.
20060124	Adding disassembly of more ARM instructions (mia*, mra/mar),
		and some semi-bogus XScale and i80321 registers.
20060201-02	Various minor updates. Moving the last machines out of
		machine.c.
20060204	Adding a -c command line option, for running debugger commands
		before the simulation starts, but after all files have been
		loaded.
		Minor iq80321-related updates.
20060209	Minor hacks (DEVINIT macro, etc).
		Preparing for the generalization of the 64-bit dyntrans address
		translation subsystem.
20060216	Adding ARM ldrd (double-register load).
20060217	Continuing on various ARM-related stuff.
20060218	More progress on the ATA/wdc emulation for NetBSD/iq80321.
		NetBSD/evbarm can now be installed :-)  Updating the docs, etc.
		Continuing on Algor emulation.

==============  RELEASE 0.3.8  ==============


1 /*
2 * Copyright (C) 2003-2006 Anders Gavare. All rights reserved.
3 *
4 * Redistribution and use in source and binary forms, with or without
5 * modification, are permitted provided that the following conditions are met:
6 *
7 * 1. Redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer.
9 * 2. Redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution.
12 * 3. The name of the author may not be used to endorse or promote products
13 * derived from this software without specific prior written permission.
14 *
15 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
16 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
17 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
18 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
19 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
20 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
21 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
22 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
23 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
24 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
25 * SUCH DAMAGE.
26 *
27 *
28 * $Id: dev_sgi_mardigras.c,v 1.22 2006/02/09 20:02:59 debug Exp $
29 *
30 * "MardiGras" graphics controller on SGI IP30 (Octane).
31 *
32 * Most of this is just guesses based on the behaviour of Linux/Octane.
33 *
34 * TODO
35 */
36
37 #include <stdio.h>
38 #include <stdlib.h>
39 #include <string.h>
40
41 #include "cpu.h"
42 #include "device.h"
43 #include "devices.h"
44 #include "memory.h"
45 #include "machine.h"
46 #include "misc.h"
47
48
49 #define debug fatal
50
51
52 #define DEV_SGI_MARDIGRAS_LENGTH 0x800000
53
54 #define MARDIGRAS_FAKE_OFFSET 0x500000000ULL /* hopefully available */
55 #define MARDIGRAS_DEFAULT_XSIZE 1280
56 #define MARDIGRAS_DEFAULT_YSIZE 1024
57
58 #define MICROCODE_START 0x50000
59 #define MICROCODE_END 0x55000
60
61 static int mardigras_xsize = MARDIGRAS_DEFAULT_XSIZE;
62 static int mardigras_ysize = MARDIGRAS_DEFAULT_YSIZE;
63
64 struct sgi_mardigras_data {
65 struct vfb_data *fb;
66 unsigned char microcode_ram[MICROCODE_END - MICROCODE_START];
67 uint64_t palette_reg_select;
68 int currentx;
69 int currenty;
70 int color;
71 int startx;
72 int starty;
73 int stopx;
74 int stopy;
75 uint64_t draw_mode;
76 };
77
78
79 /*
80 * mardigras_20400():
81 */
82 void mardigras_20400(struct cpu *cpu, struct sgi_mardigras_data *d,
83 uint64_t idata)
84 {
85 int i, x, y, r,g,b, len, addr;
86 unsigned char pixels[3 * 8000];
87
88 /* Get rgb from palette: */
89 r = d->fb->rgb_palette[d->color * 3 + 0];
90 g = d->fb->rgb_palette[d->color * 3 + 1];
91 b = d->fb->rgb_palette[d->color * 3 + 2];
92
93 /* Set color: */
94 if ((idata & 0x00ffffff00000000ULL) == 0x00185C0400000000ULL) {
95 int color = (idata >> 12) & 0xff;
96 d->color = color;
97 return;
98 }
99
100 /* Set start XY: */
101 if ((idata & 0x00ffffff00000000ULL) == 0x0018460400000000ULL) {
102 d->startx = (idata >> 16) & 0xffff;
103 d->starty = idata & 0xffff;
104 if (d->startx >= mardigras_xsize)
105 d->startx = 0;
106 if (d->starty >= mardigras_ysize)
107 d->starty = 0;
108 d->currentx = d->startx;
109 d->currenty = d->starty;
110 return;
111 }
112
113 /* Set stop XY: */
114 if ((idata & 0x00ffffff00000000ULL) == 0x0018470400000000ULL) {
115 d->stopx = (idata >> 16) & 0xffff;
116 d->stopy = idata & 0xffff;
117 if (d->stopx >= mardigras_xsize)
118 d->stopx = 0;
119 if (d->stopy >= mardigras_ysize)
120 d->stopy = 0;
121 return;
122 }
123
124 /* Draw modes: (Rectangle or Bitmap, respectively) */
125 if (idata == 0x0019100400018000ULL ||
126 idata == 0x0019100400418008ULL) {
127 d->draw_mode = idata;
128 return;
129 }
130
131 /* Send command: */
132 if (idata == 0x001C130400000018ULL) {
133 switch (d->draw_mode) {
134 /* Rectangle: */
135 case 0x0019100400018000ULL:
136 /* Fill pixels[] with pixels: */
137 len = 0;
138 for (x=d->startx; x<=d->stopx; x++) {
139 pixels[len + 0] = r;
140 pixels[len + 1] = g;
141 pixels[len + 2] = b;
142 len += 3;
143 }
144 if (len == 0)
145 break;
146 for (y=d->starty; y<=d->stopy; y++) {
147 addr = (mardigras_xsize * (mardigras_ysize -
148 1 - y) + d->startx) * 3;
149 /* printf("addr = %i\n", addr); */
150
151 /* Write a line: */
152 dev_fb_access(cpu, cpu->mem,
153 addr, pixels, len, MEM_WRITE, d->fb);
154 }
155 break;
156 /* Bitmap: */
157 case 0x0019100400418008ULL:
158 break;
159 default:
160 fatal("[ sgi_mardigras: unknown draw mode ]\n");
161 }
162 return;
163 }
164
165 /* Send a line of bitmap data: */
166 if ((idata & 0x00ffffff00000000ULL) == 0x001C700400000000ULL) {
167 addr = (mardigras_xsize * (mardigras_ysize - 1 - d->currenty)
168 + d->currentx) * 3;
169 /*
170 printf("addr=%08x curx,y=%4i,%4i startx,y=%4i,%4i "
171 "stopx,y=%4i,%4i\n", addr, d->currentx, d->currenty,
172 d->startx, d->starty, d->stopx, d->stopy);
173 */
174 len = 8*3;
175
176 if (addr > mardigras_xsize * mardigras_ysize * 3 || addr < 0)
177 return;
178
179 /* Read a line: */
180 dev_fb_access(cpu, cpu->mem,
181 addr, pixels, len, MEM_READ, d->fb);
182
183 i = 0;
184 while (i < 8) {
185 if ((idata >> (24 + (7-i))) & 1) {
186 pixels[i*3 + 0] = r;
187 pixels[i*3 + 1] = g;
188 pixels[i*3 + 2] = b;
189 }
190 i ++;
191
192 d->currentx ++;
193 if (d->currentx > d->stopx) {
194 d->currentx = d->startx;
195 d->currenty ++;
196 if (d->currenty > d->stopy)
197 d->currenty = d->starty;
198 }
199 }
200
201 /* Write a line: */
202 dev_fb_access(cpu, cpu->mem,
203 addr, pixels, len, MEM_WRITE, d->fb);
204
205 return;
206 }
207
208 debug("mardigras_20400(): 0x%016llx\n", (long long)idata);
209 }
210
211
212 /*
213 * dev_sgi_mardigras_access():
214 */
215 DEVICE_ACCESS(sgi_mardigras)
216 {
217 uint64_t idata = 0, odata = 0;
218 struct sgi_mardigras_data *d = extra;
219 int i;
220
221 if (writeflag == MEM_WRITE)
222 idata = memory_readmax64(cpu, data, len);
223
224 /* Accessing the microcode_ram works like ordinary ram: */
225 if (relative_addr >= MICROCODE_START &&
226 relative_addr < MICROCODE_END) {
227 relative_addr -= MICROCODE_START;
228 if (writeflag == MEM_WRITE)
229 memcpy(d->microcode_ram + relative_addr, data, len);
230 else
231 memcpy(data, d->microcode_ram + relative_addr, len);
232 return 1;
233 }
234
235 switch (relative_addr) {
236 case 0x00004:
237 /* xtalk data: (according to Linux/IP30) */
238 /* (mfgr & 0x7ff) << 1 */
239 /* (part & 0xffff) << 12 */
240 /* (rev & 0xf) << 28 */
241 odata = (2 << 28) | (0xc003 << 12) | (0x2aa << 1);
242 break;
243 case 0x20008: /* Fifo status */
244 break;
245 case 0x20200:
246 break;
247 case 0x20400:
248 if (writeflag == MEM_WRITE)
249 mardigras_20400(cpu, d, idata);
250 else
251 debug("[ sgi_mardigras: read from 0x20400? ]\n");
252 break;
253 case 0x58040:
254 /* HQ4 microcode stuff */
255 break;
256 case 0x70c30:
257 /* Palette register select? */
258 if (writeflag == MEM_WRITE)
259 d->palette_reg_select = idata;
260 else
261 odata = d->palette_reg_select;
262 break;
263 case 0x70d18:
264 /* Palette register read/write? */
265 i = 3 * ((d->palette_reg_select >> 8) & 0xff);
266 if (writeflag == MEM_WRITE) {
267 d->fb->rgb_palette[i + 0] = (idata >> 24) & 0xff;
268 d->fb->rgb_palette[i + 1] = (idata >> 16) & 0xff;
269 d->fb->rgb_palette[i + 2] = (idata >> 8) & 0xff;
270 } else {
271 odata = (d->fb->rgb_palette[i+0] << 24) +
272 (d->fb->rgb_palette[i+1] << 16) +
273 (d->fb->rgb_palette[i+2] << 8);
274 }
275 break;
276 case 0x71208:
277 odata = 8;
278 break;
279 default:
280 if (writeflag==MEM_READ) {
281 debug("[ sgi_mardigras: read from 0x%08lx ]\n",
282 (long)relative_addr);
283 } else {
284 debug("[ sgi_mardigras: write to 0x%08lx: 0x%016llx"
285 " ]\n", (long)relative_addr, (long long)idata);
286 }
287 }
288
289 if (writeflag == MEM_READ)
290 memory_writemax64(cpu, data, len, odata);
291
292 return 1;
293 }
294
295
296 DEVINIT(sgi_mardigras)
297 {
298 struct sgi_mardigras_data *d;
299
300 d = malloc(sizeof(struct sgi_mardigras_data));
301 if (d == NULL) {
302 fprintf(stderr, "out of memory\n");
303 exit(1);
304 }
305 memset(d, 0, sizeof(struct sgi_mardigras_data));
306
307 d->fb = dev_fb_init(devinit->machine, devinit->machine->memory,
308 MARDIGRAS_FAKE_OFFSET, VFB_GENERIC,
309 mardigras_xsize, mardigras_ysize,
310 mardigras_xsize, mardigras_ysize, 24, "SGI MardiGras");
311 if (d->fb == NULL) {
312 fprintf(stderr, "dev_sgi_mardigras_init(): out of memory\n");
313 exit(1);
314 }
315
316 memory_device_register(devinit->machine->memory, devinit->name,
317 devinit->addr, DEV_SGI_MARDIGRAS_LENGTH, dev_sgi_mardigras_access,
318 d, DM_DEFAULT, NULL);
319
320 return 1;
321 }
322

  ViewVC Help
Powered by ViewVC 1.1.26