1 |
/* |
2 |
* Copyright (C) 2004-2007 Anders Gavare. All rights reserved. |
3 |
* |
4 |
* Redistribution and use in source and binary forms, with or without |
5 |
* modification, are permitted provided that the following conditions are met: |
6 |
* |
7 |
* 1. Redistributions of source code must retain the above copyright |
8 |
* notice, this list of conditions and the following disclaimer. |
9 |
* 2. Redistributions in binary form must reproduce the above copyright |
10 |
* notice, this list of conditions and the following disclaimer in the |
11 |
* documentation and/or other materials provided with the distribution. |
12 |
* 3. The name of the author may not be used to endorse or promote products |
13 |
* derived from this software without specific prior written permission. |
14 |
* |
15 |
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND |
16 |
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
17 |
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
18 |
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE |
19 |
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
20 |
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS |
21 |
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) |
22 |
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT |
23 |
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY |
24 |
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF |
25 |
* SUCH DAMAGE. |
26 |
* |
27 |
* |
28 |
* $Id: dev_sgi_ip30.c,v 1.24 2007/02/03 20:14:23 debug Exp $ |
29 |
* |
30 |
* SGI IP30 stuff. |
31 |
* |
32 |
* This is just comprised of hardcoded guesses so far. (Ugly.) |
33 |
*/ |
34 |
|
35 |
#include <stdio.h> |
36 |
#include <stdlib.h> |
37 |
#include <string.h> |
38 |
|
39 |
#include "cpu.h" |
40 |
#include "device.h" |
41 |
#include "machine.h" |
42 |
#include "memory.h" |
43 |
#include "misc.h" |
44 |
|
45 |
|
46 |
#define DEV_SGI_IP30_LENGTH 0x80000 |
47 |
|
48 |
struct sgi_ip30_data { |
49 |
/* ip30: */ |
50 |
uint64_t imask0; /* 0x10000 */ |
51 |
uint64_t reg_0x10018; |
52 |
uint64_t isr; /* 0x10030 */ |
53 |
uint64_t reg_0x20000; |
54 |
uint64_t reg_0x30000; |
55 |
|
56 |
/* ip30_2: */ |
57 |
uint64_t reg_0x0029c; |
58 |
|
59 |
/* ip30_3: */ |
60 |
uint64_t reg_0x00284; |
61 |
|
62 |
/* ip30_4: */ |
63 |
uint64_t reg_0x000b0; |
64 |
|
65 |
/* ip30_5: */ |
66 |
uint64_t reg_0x00000; |
67 |
}; |
68 |
|
69 |
|
70 |
void dev_sgi_ip30_tick(struct cpu *cpu, void *extra) |
71 |
{ |
72 |
struct sgi_ip30_data *d = extra; |
73 |
|
74 |
d->reg_0x20000 += 1000; |
75 |
|
76 |
if (d->imask0 & ((int64_t)1<<50)) { |
77 |
/* TODO: Only interrupt if reg 0x20000 (the counter) |
78 |
has passed the compare (0x30000). */ |
79 |
fatal("IP30 legacy interrupt rewrite: TODO\n"); |
80 |
abort(); |
81 |
// cpu_interrupt(cpu, 8+1 + 50); |
82 |
} |
83 |
} |
84 |
|
85 |
|
86 |
/* |
87 |
* dev_sgi_ip30_access(): |
88 |
*/ |
89 |
DEVICE_ACCESS(sgi_ip30) |
90 |
{ |
91 |
struct sgi_ip30_data *d = (struct sgi_ip30_data *) extra; |
92 |
uint64_t idata = 0, odata = 0; |
93 |
|
94 |
if (writeflag == MEM_WRITE) |
95 |
idata = memory_readmax64(cpu, data, len); |
96 |
|
97 |
switch (relative_addr) { |
98 |
case 0x20: |
99 |
/* Memory bank configuration: */ |
100 |
odata = 0x80010000ULL; |
101 |
break; |
102 |
case 0x10000: /* Interrupt mask register 0: */ |
103 |
if (writeflag == MEM_WRITE) { |
104 |
d->imask0 = idata; |
105 |
} else { |
106 |
odata = d->imask0; |
107 |
} |
108 |
break; |
109 |
case 0x10018: |
110 |
/* |
111 |
* If this is not implemented, the IP30 PROM complains during |
112 |
* bootup: |
113 |
* |
114 |
* *FAILED* |
115 |
* Address: 0xffffffffaff10018, Expected: |
116 |
* 0x0000000000000001, Received: 0x0000000000000000 |
117 |
*/ |
118 |
if (writeflag == MEM_WRITE) { |
119 |
d->reg_0x10018 = idata; |
120 |
} else { |
121 |
odata = d->reg_0x10018; |
122 |
} |
123 |
break; |
124 |
case 0x10020: /* Set ISR, according to Linux/IP30 */ |
125 |
d->isr = idata; |
126 |
/* Recalculate CPU interrupt assertions: */ |
127 |
fatal("IP30 legacy interrupt rewrite: TODO\n"); |
128 |
abort(); |
129 |
// cpu_interrupt(cpu, 8); |
130 |
break; |
131 |
case 0x10028: /* Clear ISR, according to Linux/IP30 */ |
132 |
d->isr &= ~idata; |
133 |
/* Recalculate CPU interrupt assertions: */ |
134 |
fatal("IP30 legacy interrupt rewrite: TODO\n"); |
135 |
abort(); |
136 |
// cpu_interrupt(cpu, 8); |
137 |
break; |
138 |
case 0x10030: /* Interrupt Status Register */ |
139 |
if (writeflag == MEM_WRITE) { |
140 |
/* Clear-on-write (TODO: is this correct?) */ |
141 |
d->isr &= ~idata; |
142 |
/* Recalculate CPU interrupt assertions: */ |
143 |
fatal("IP30 legacy interrupt rewrite: TODO\n"); |
144 |
abort(); |
145 |
// cpu_interrupt(cpu, 8); |
146 |
} else { |
147 |
odata = d->isr; |
148 |
} |
149 |
break; |
150 |
case 0x20000: |
151 |
/* A counter */ |
152 |
if (writeflag == MEM_WRITE) { |
153 |
d->reg_0x20000 = idata; |
154 |
} else { |
155 |
odata = d->reg_0x20000; |
156 |
} |
157 |
break; |
158 |
case 0x30000: |
159 |
if (writeflag == MEM_WRITE) { |
160 |
d->reg_0x30000 = idata; |
161 |
} else { |
162 |
odata = d->reg_0x30000; |
163 |
} |
164 |
break; |
165 |
default: |
166 |
if (writeflag == MEM_WRITE) { |
167 |
debug("[ sgi_ip30: unimplemented write to address " |
168 |
"0x%x, data=0x%02x ]\n", (int)relative_addr, |
169 |
(int)idata); |
170 |
} else { |
171 |
debug("[ sgi_ip30: unimplemented read from address" |
172 |
" 0x%x ]\n", (int)relative_addr); |
173 |
} |
174 |
} |
175 |
|
176 |
if (writeflag == MEM_READ) |
177 |
memory_writemax64(cpu, data, len, odata); |
178 |
|
179 |
return 1; |
180 |
} |
181 |
|
182 |
|
183 |
/* |
184 |
* dev_sgi_ip30_2_access(): |
185 |
*/ |
186 |
DEVICE_ACCESS(sgi_ip30_2) |
187 |
{ |
188 |
struct sgi_ip30_data *d = (struct sgi_ip30_data *) extra; |
189 |
uint64_t idata = 0, odata = 0; |
190 |
|
191 |
idata = memory_readmax64(cpu, data, len); |
192 |
|
193 |
switch (relative_addr) { |
194 |
|
195 |
/* 0x114 + 0x40 * (wid - 8): 0x80000000 for "alive", |
196 |
according to Linux/IP30 */ |
197 |
|
198 |
case 0x114 + 0x40 * (12 - 8): |
199 |
fatal("[ IP30: asdvasdvnb ]\n"); |
200 |
odata = 0x80000000; |
201 |
break; |
202 |
|
203 |
case 0x0029c: |
204 |
/* |
205 |
* If this is not implemented, the IP30 PROM complains during |
206 |
* bootup: |
207 |
* |
208 |
* *FAILED* |
209 |
* Address: 0xffffffffb000029c, Expected: |
210 |
* 0x0000000000000001, Received: 0x0000000000000000 |
211 |
*/ |
212 |
if (writeflag == MEM_WRITE) { |
213 |
d->reg_0x0029c = idata; |
214 |
} else { |
215 |
odata = d->reg_0x0029c; |
216 |
} |
217 |
break; |
218 |
default: |
219 |
if (writeflag == MEM_WRITE) { |
220 |
debug("[ sgi_ip30_2: unimplemented write to " |
221 |
"address 0x%x, data=0x%02x ]\n", |
222 |
(int)relative_addr, (int)idata); |
223 |
} else { |
224 |
debug("[ sgi_ip30_2: unimplemented read from address " |
225 |
"0x%x ]\n", (int)relative_addr); |
226 |
} |
227 |
} |
228 |
|
229 |
if (writeflag == MEM_READ) |
230 |
memory_writemax64(cpu, data, len, odata); |
231 |
|
232 |
return 1; |
233 |
} |
234 |
|
235 |
|
236 |
/* |
237 |
* dev_sgi_ip30_3_access(): |
238 |
*/ |
239 |
DEVICE_ACCESS(sgi_ip30_3) |
240 |
{ |
241 |
struct sgi_ip30_data *d = (struct sgi_ip30_data *) extra; |
242 |
uint64_t idata = 0, odata = 0; |
243 |
|
244 |
idata = memory_readmax64(cpu, data, len); |
245 |
|
246 |
switch (relative_addr) { |
247 |
case 0xb4: |
248 |
if (writeflag == MEM_WRITE) { |
249 |
debug("[ sgi_ip30_3: unimplemented write to " |
250 |
"address 0x%x, data=0x%02x ]\n", |
251 |
(int)relative_addr, (int)idata); |
252 |
} else { |
253 |
odata = 2; /* should be 2, or Irix loops */ |
254 |
} |
255 |
break; |
256 |
case 0x00104: |
257 |
if (writeflag == MEM_WRITE) { |
258 |
debug("[ sgi_ip30_3: unimplemented write to address " |
259 |
"0x%x, data=0x%02x ]\n", (int)relative_addr, |
260 |
(int)idata); |
261 |
} else { |
262 |
odata = 64; /* should be 64, or the PROM |
263 |
complains */ |
264 |
} |
265 |
break; |
266 |
case 0x00284: |
267 |
/* |
268 |
* If this is not implemented, the IP30 PROM complains during |
269 |
* bootup: |
270 |
* |
271 |
* *FAILED* |
272 |
* Address: 0xffffffffbf000284, Expected: |
273 |
* 0x0000000000000001, Received: 0x0000000000000000 |
274 |
*/ |
275 |
if (writeflag == MEM_WRITE) { |
276 |
d->reg_0x00284 = idata; |
277 |
} else { |
278 |
odata = d->reg_0x00284; |
279 |
} |
280 |
break; |
281 |
default: |
282 |
if (writeflag == MEM_WRITE) { |
283 |
debug("[ sgi_ip30_3: unimplemented write to address " |
284 |
"0x%x, data=0x%02x ]\n", (int)relative_addr, |
285 |
(int)idata); |
286 |
} else { |
287 |
debug("[ sgi_ip30_3: unimplemented read from " |
288 |
"address 0x%x ]\n", (int)relative_addr); |
289 |
} |
290 |
} |
291 |
|
292 |
if (writeflag == MEM_READ) |
293 |
memory_writemax64(cpu, data, len, odata); |
294 |
|
295 |
return 1; |
296 |
} |
297 |
|
298 |
|
299 |
/* |
300 |
* dev_sgi_ip30_4_access(): |
301 |
*/ |
302 |
DEVICE_ACCESS(sgi_ip30_4) |
303 |
{ |
304 |
struct sgi_ip30_data *d = (struct sgi_ip30_data *) extra; |
305 |
uint64_t idata = 0, odata = 0; |
306 |
|
307 |
idata = memory_readmax64(cpu, data, len); |
308 |
|
309 |
switch (relative_addr) { |
310 |
case 0x000b0: |
311 |
/* |
312 |
* If this is not implemented, the IP30 PROM complains during |
313 |
* bootup: |
314 |
* |
315 |
* *FAILED* |
316 |
* Address: 0xffffffffbf6000b0, Expected: |
317 |
* 0x0000000000000001, Received: 0x0000000000000000 |
318 |
*/ |
319 |
if (writeflag == MEM_WRITE) { |
320 |
d->reg_0x000b0 = idata; |
321 |
} else { |
322 |
odata = d->reg_0x000b0; |
323 |
} |
324 |
break; |
325 |
default: |
326 |
if (writeflag == MEM_WRITE) { |
327 |
debug("[ sgi_ip30_4: unimplemented write to address" |
328 |
" 0x%x, data=0x%02x ]\n", |
329 |
(int)relative_addr, (int)idata); |
330 |
} else { |
331 |
debug("[ sgi_ip30_4: unimplemented read from address" |
332 |
" 0x%x ]\n", (int)relative_addr); |
333 |
} |
334 |
} |
335 |
|
336 |
if (writeflag == MEM_READ) |
337 |
memory_writemax64(cpu, data, len, odata); |
338 |
|
339 |
return 1; |
340 |
} |
341 |
|
342 |
|
343 |
/* |
344 |
* dev_sgi_ip30_5_access(): |
345 |
*/ |
346 |
DEVICE_ACCESS(sgi_ip30_5) |
347 |
{ |
348 |
struct sgi_ip30_data *d = (struct sgi_ip30_data *) extra; |
349 |
uint64_t idata = 0, odata = 0; |
350 |
|
351 |
idata = memory_readmax64(cpu, data, len); |
352 |
|
353 |
switch (relative_addr) { |
354 |
case 0x00000: |
355 |
if (writeflag == MEM_WRITE) { |
356 |
d->reg_0x00000 = idata; |
357 |
} else { |
358 |
odata = d->reg_0x00000; |
359 |
} |
360 |
break; |
361 |
default: |
362 |
if (writeflag == MEM_WRITE) { |
363 |
debug("[ sgi_ip30_5: unimplemented write to address " |
364 |
"0x%x, data=0x%02x ]\n", (int)relative_addr, |
365 |
(int)idata); |
366 |
} else { |
367 |
debug("[ sgi_ip30_5: unimplemented read from address " |
368 |
"0x%x ]\n", (int)relative_addr); |
369 |
} |
370 |
} |
371 |
|
372 |
if (writeflag == MEM_READ) |
373 |
memory_writemax64(cpu, data, len, odata); |
374 |
|
375 |
return 1; |
376 |
} |
377 |
|
378 |
|
379 |
DEVINIT(sgi_ip30) |
380 |
{ |
381 |
struct sgi_ip30_data *d = malloc(sizeof(struct sgi_ip30_data)); |
382 |
if (d == NULL) { |
383 |
fprintf(stderr, "out of memory\n"); |
384 |
exit(1); |
385 |
} |
386 |
memset(d, 0, sizeof(struct sgi_ip30_data)); |
387 |
|
388 |
memory_device_register(devinit->machine->memory, "sgi_ip30_1", |
389 |
devinit->addr, DEV_SGI_IP30_LENGTH, dev_sgi_ip30_access, (void *)d, |
390 |
DM_DEFAULT, NULL); |
391 |
memory_device_register(devinit->machine->memory, "sgi_ip30_2", |
392 |
0x10000000, 0x10000, dev_sgi_ip30_2_access, (void *)d, DM_DEFAULT, |
393 |
NULL); |
394 |
memory_device_register(devinit->machine->memory, "sgi_ip30_3", |
395 |
0x1f000000, 0x10000, dev_sgi_ip30_3_access, (void *)d, DM_DEFAULT, |
396 |
NULL); |
397 |
memory_device_register(devinit->machine->memory, "sgi_ip30_4", |
398 |
0x1f600000, 0x10000, dev_sgi_ip30_4_access, (void *)d, DM_DEFAULT, |
399 |
NULL); |
400 |
memory_device_register(devinit->machine->memory, "sgi_ip30_5", |
401 |
0x1f6c0000, 0x10000, dev_sgi_ip30_5_access, (void *)d, DM_DEFAULT, |
402 |
NULL); |
403 |
|
404 |
machine_add_tickfunction(devinit->machine, |
405 |
dev_sgi_ip30_tick, d, 16, 0.0); |
406 |
|
407 |
return 1; |
408 |
} |
409 |
|