/[gxemul]/trunk/src/devices/dev_sgi_ip30.c
This is repository of my old source code which isn't updated any more. Go to git.rot13.org for current projects!
ViewVC logotype

Annotation of /trunk/src/devices/dev_sgi_ip30.c

Parent Directory Parent Directory | Revision Log Revision Log

Revision 34 - (hide annotations)
Mon Oct 8 16:21:17 2007 UTC (16 years, 6 months ago) by dpavlin
File MIME type: text/plain
File size: 10318 byte(s) 
++ trunk/HISTORY	(local)
$Id: HISTORY,v 1.1480 2007/02/19 01:34:42 debug Exp $
20061029	Changing usleep(1) calls in the debugger to usleep(10000)
20061107	Adding a new disk image option (-d o...) which sets the ISO9660
		filesystem base offset; also making some other hacks to allow
		NetBSD/dreamcast and homebrew demos/games to boot directly
		from a filesystem image.
		Moving Dreamcast-specific stuff in the documentation to its
		own page (dreamcast.html).
		Adding a border to the Dreamcast PVR framebuffer.
20061108	Adding a -T command line option (again?), for halting the
		emulator on unimplemented memory accesses.
20061109	Continuing on various SH4 and Dreamcast related things.
		The emulator should now halt on more unimplemented device
		accesses, instead of just printing a warning, forcing me to
		actually implement missing stuff :)
20061111	Continuing on SH4 and Dreamcast stuff.
		Adding a bogus Landisk (SH4) machine mode.
20061112	Implementing some parts of the Dreamcast GDROM device. With
		some ugly hacks, NetBSD can (barely) mount an ISO image.
20061113	NetBSD/dreamcast now starts booting from the Live CD image,
		but crashes randomly quite early on in the boot process.
20061122	Beginning on a skeleton interrupt.h and interrupt.c for the
		new interrupt subsystem.
20061124	Continuing on the new interrupt system; taking the first steps
		to attempt to connect CPUs (SuperH and MIPS) and devices
		(dev_cons and SH4 timer interrupts) to it. Many things will
		probably break from now on.
20061125	Converting dev_ns16550, dev_8253 to the new interrupt system.
		Attempting to begin to convert the ISA bus.
20061130	Incorporating a patch from Brian Foley for the configure
		script, which checks for X11 libs in /usr/X11R6/lib64 (which
		is used on some Linux systems).
20061227	Adding a note in the man page about booting from Dreamcast
		CDROM images (i.e. that no external kernel is needed).
20061229	Continuing on the interrupt system rewrite: beginning to
		convert more devices, adding abort() calls for legacy interrupt
		system calls so that everything now _has_ to be rewritten!
		Almost all machine modes are now completely broken.
20061230	More progress on removing old interrupt code, mostly related
		to the ISA bus + devices, the LCA bus (on AlphaBook1), and
		the Footbridge bus (for CATS). And some minor PCI stuff.
		Connecting the ARM cpu to the new interrupt system.
		The CATS, NetWinder, and QEMU_MIPS machine modes now work with
		the new interrupt system :)
20061231	Connecting PowerPC CPUs to the new interrupt system.
		Making PReP machines (IBM 6050) work again.
		Beginning to convert the GT PCI controller (for e.g. Malta
		and Cobalt emulation). Some things work, but not everything.
		Updating Copyright notices for 2007.
20070101	Converting dev_kn02 from legacy style to devinit; the 3max
		machine mode now works with the new interrupt system :-]
20070105	Beginning to convert the SGI O2 machine to the new interrupt
		system; finally converting O2 (IP32) devices to devinit, etc.
20070106	Continuing on the interrupt system redesign/rewrite; KN01
		(PMAX), KN230, and Dreamcast ASIC interrupts should work again,
		moving out stuff from machine.h and devices.h into the
		corresponding devices, beginning the rewrite of i80321
		interrupts, etc.
20070107	Beginning on the rewrite of Eagle interrupt stuff (PReP, etc).
20070117	Beginning the rewrite of Algor (V3) interrupts (finally
		changing dev_v3 into devinit style).
20070118	Removing the "bus" registry concept from machine.h, because
		it was practically meaningless.
		Continuing on the rewrite of Algor V3 ISA interrupts.
20070121	More work on Algor interrupts; they are now working again,
		well enough to run NetBSD/algor. :-)
20070122	Converting VR41xx (HPCmips) interrupts. NetBSD/hpcmips
		can be installed using the new interrupt system :-)
20070123	Making the testmips mode work with the new interrupt system.
20070127	Beginning to convert DEC5800 devices to devinit, and to the
		new interrupt system.
		Converting Playstation 2 devices to devinit, and converting
		the interrupt system. Also fixing a severe bug: the interrupt
		mask register on Playstation 2 is bitwise _toggled_ on writes.
20070128	Removing the dummy NetGear machine mode and the 8250 device
		(which was only used by the NetGear machine).
		Beginning to convert the MacPPC GC (Grand Central) interrupt
		controller to the new interrupt system.
		Converting Jazz interrupts (PICA61 etc.) to the new interrupt
		system. NetBSD/arc can be installed again :-)
		Fixing the JAZZ timer (hardcoding it at 100 Hz, works with
		NetBSD and it is better than a completely dummy timer as it
		was before).
		Converting dev_mp to the new interrupt system, although I
		haven't had time to actually test it yet.
		Completely removing src/machines/interrupts.c, cpu_interrupt
		and cpu_interrupt_ack in src/cpu.c, and
		src/include/machine_interrupts.h! Adding fatal error messages
		+ abort() in the few places that are left to fix.
		Converting dev_z8530 to the new interrupt system.
		FINALLY removing the md_int struct completely from the
		machine struct.
		SH4 fixes (adding a PADDR invalidation in the ITLB replacement
		code in memory_sh.c); the NetBSD/dreamcast LiveCD now runs
		all the way to the login prompt, and can be interacted with :-)
		Converting the CPC700 controller (PCI and interrupt controller
		for PM/PPC) to the new interrupt system.
20070129	Fixing MACE ISA interrupts (SGI IP32 emulation). Both NetBSD/
		sgimips' and OpenBSD/sgi's ramdisk kernels can now be
		interacted with again.
20070130	Moving out the MIPS multi_lw and _sw instruction combinations
		so that they are auto-generated at compile time instead.
20070131	Adding detection of amd64/x86_64 hosts in the configure script,
		for doing initial experiments (again :-) with native code
		generation.
		Adding a -k command line option to set the size of the dyntrans
		cache, and a -B command line option to disable native code
		generation, even if GXemul was compiled with support for
		native code generation for the specific host CPU architecture.
20070201	Experimenting with a skeleton for native code generation.
		Changing the default behaviour, so that native code generation
		is now disabled by default, and has to be enabled by using
		-b on the command line.
20070202	Continuing the native code generation experiments.
		Making PCI interrupts work for Footbridge again.
20070203	More native code generation experiments.
		Removing most of the native code generation experimental code,
		it does not make sense to include any quick hacks like this.
		Minor cleanup/removal of some more legacy MIPS interrupt code.
20070204	Making i80321 interrupts work again (for NetBSD/evbarm etc.),
		and fixing the timer at 100 Hz.
20070206	Experimenting with removing the wdc interrupt slowness hack.
20070207	Lowering the number of dyntrans TLB entries for MIPS from
		192 to 128, resulting in a minor speed improvement.
		Minor optimization to the code invalidation routine in
		cpu_dyntrans.c.
20070208	Increasing (experimentally) the nr of dyntrans instructions per
		loop from 60 to 120.
20070210	Commenting out (experimentally) the dyntrans_device_danger
		detection in memory_rw.c.
		Changing the testmips and baremips machines to use a revision 2
		MIPS64 CPU by default, instead of revision 1.
		Removing the dummy i960, IA64, x86, AVR32, and HP PA-RISC
		files, the PC bios emulation, and the Olivetti M700 (ARC) and
		db64360 emulation modes.
20070211	Adding an "mp" demo to the demos directory, which tests the
		SMP functionality of the testmips machine.
		Fixing PReP interrupts some more. NetBSD/prep now boots again.
20070216	Adding a "nop workaround" for booting Mach/PMAX to the
		documentation; thanks to Artur Bujdoso for the values.
		Converting more of the MacPPC interrupt stuff to the new
		system.
		Beginning to convert BeBox interrupts to the new system.
		PPC603e should NOT have the PPC_NO_DEC flag! Removing it.
		Correcting BeBox clock speed (it was set to 100 in the NetBSD
		bootinfo block, but should be 33000000/4), allowing NetBSD
		to start without using the (incorrect) PPC_NO_DEC hack.
20070217	Implementing (slow) AltiVec vector loads and stores, allowing
		NetBSD/macppc to finally boot using the GENERIC kernel :-)
		Updating the documentation with install instructions for
		NetBSD/macppc.
20070218-19	Regression testing for the release.

==============  RELEASE 0.4.4  ==============
1 dpavlin 4 /*
2 dpavlin 34 * Copyright (C) 2004-2007 Anders Gavare. All rights reserved.
3 dpavlin 4 *
4     * Redistribution and use in source and binary forms, with or without
5     * modification, are permitted provided that the following conditions are met:
6     *
7     * 1. Redistributions of source code must retain the above copyright
8     * notice, this list of conditions and the following disclaimer.
9     * 2. Redistributions in binary form must reproduce the above copyright
10     * notice, this list of conditions and the following disclaimer in the
11     * documentation and/or other materials provided with the distribution.
12     * 3. The name of the author may not be used to endorse or promote products
13     * derived from this software without specific prior written permission.
14     *
15     * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
16     * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
17     * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
18     * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
19     * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
20     * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
21     * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
22     * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
23     * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
24     * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
25     * SUCH DAMAGE.
26     *
27     *
28 dpavlin 34 * $Id: dev_sgi_ip30.c,v 1.24 2007/02/03 20:14:23 debug Exp $
29 dpavlin 4 *
30     * SGI IP30 stuff.
31     *
32     * This is just comprised of hardcoded guesses so far. (Ugly.)
33     */
34    
35     #include <stdio.h>
36     #include <stdlib.h>
37     #include <string.h>
38    
39     #include "cpu.h"
40 dpavlin 34 #include "device.h"
41 dpavlin 4 #include "machine.h"
42     #include "memory.h"
43     #include "misc.h"
44    
45    
46 dpavlin 34 #define DEV_SGI_IP30_LENGTH 0x80000
47    
48     struct sgi_ip30_data {
49     /* ip30: */
50     uint64_t imask0; /* 0x10000 */
51     uint64_t reg_0x10018;
52     uint64_t isr; /* 0x10030 */
53     uint64_t reg_0x20000;
54     uint64_t reg_0x30000;
55    
56     /* ip30_2: */
57     uint64_t reg_0x0029c;
58    
59     /* ip30_3: */
60     uint64_t reg_0x00284;
61    
62     /* ip30_4: */
63     uint64_t reg_0x000b0;
64    
65     /* ip30_5: */
66     uint64_t reg_0x00000;
67     };
68    
69    
70 dpavlin 4 void dev_sgi_ip30_tick(struct cpu *cpu, void *extra)
71     {
72     struct sgi_ip30_data *d = extra;
73    
74     d->reg_0x20000 += 1000;
75    
76     if (d->imask0 & ((int64_t)1<<50)) {
77     /* TODO: Only interrupt if reg 0x20000 (the counter)
78     has passed the compare (0x30000). */
79 dpavlin 34 fatal("IP30 legacy interrupt rewrite: TODO\n");
80     abort();
81     // cpu_interrupt(cpu, 8+1 + 50);
82 dpavlin 4 }
83     }
84    
85    
86     /*
87     * dev_sgi_ip30_access():
88     */
89 dpavlin 22 DEVICE_ACCESS(sgi_ip30)
90 dpavlin 4 {
91     struct sgi_ip30_data *d = (struct sgi_ip30_data *) extra;
92     uint64_t idata = 0, odata = 0;
93    
94 dpavlin 18 if (writeflag == MEM_WRITE)
95     idata = memory_readmax64(cpu, data, len);
96 dpavlin 4
97     switch (relative_addr) {
98     case 0x20:
99     /* Memory bank configuration: */
100     odata = 0x80010000ULL;
101     break;
102     case 0x10000: /* Interrupt mask register 0: */
103     if (writeflag == MEM_WRITE) {
104     d->imask0 = idata;
105     } else {
106     odata = d->imask0;
107     }
108     break;
109     case 0x10018:
110     /*
111     * If this is not implemented, the IP30 PROM complains during
112     * bootup:
113     *
114     * *FAILED*
115     * Address: 0xffffffffaff10018, Expected:
116     * 0x0000000000000001, Received: 0x0000000000000000
117     */
118     if (writeflag == MEM_WRITE) {
119     d->reg_0x10018 = idata;
120     } else {
121     odata = d->reg_0x10018;
122     }
123     break;
124     case 0x10020: /* Set ISR, according to Linux/IP30 */
125     d->isr = idata;
126     /* Recalculate CPU interrupt assertions: */
127 dpavlin 34 fatal("IP30 legacy interrupt rewrite: TODO\n");
128     abort();
129     // cpu_interrupt(cpu, 8);
130 dpavlin 4 break;
131     case 0x10028: /* Clear ISR, according to Linux/IP30 */
132     d->isr &= ~idata;
133     /* Recalculate CPU interrupt assertions: */
134 dpavlin 34 fatal("IP30 legacy interrupt rewrite: TODO\n");
135     abort();
136     // cpu_interrupt(cpu, 8);
137 dpavlin 4 break;
138     case 0x10030: /* Interrupt Status Register */
139     if (writeflag == MEM_WRITE) {
140     /* Clear-on-write (TODO: is this correct?) */
141     d->isr &= ~idata;
142     /* Recalculate CPU interrupt assertions: */
143 dpavlin 34 fatal("IP30 legacy interrupt rewrite: TODO\n");
144     abort();
145     // cpu_interrupt(cpu, 8);
146 dpavlin 4 } else {
147     odata = d->isr;
148     }
149     break;
150     case 0x20000:
151     /* A counter */
152     if (writeflag == MEM_WRITE) {
153     d->reg_0x20000 = idata;
154     } else {
155     odata = d->reg_0x20000;
156     }
157     break;
158     case 0x30000:
159     if (writeflag == MEM_WRITE) {
160     d->reg_0x30000 = idata;
161     } else {
162     odata = d->reg_0x30000;
163     }
164     break;
165     default:
166     if (writeflag == MEM_WRITE) {
167     debug("[ sgi_ip30: unimplemented write to address "
168     "0x%x, data=0x%02x ]\n", (int)relative_addr,
169     (int)idata);
170     } else {
171     debug("[ sgi_ip30: unimplemented read from address"
172     " 0x%x ]\n", (int)relative_addr);
173     }
174     }
175    
176     if (writeflag == MEM_READ)
177     memory_writemax64(cpu, data, len, odata);
178    
179     return 1;
180     }
181    
182    
183     /*
184     * dev_sgi_ip30_2_access():
185     */
186 dpavlin 22 DEVICE_ACCESS(sgi_ip30_2)
187 dpavlin 4 {
188     struct sgi_ip30_data *d = (struct sgi_ip30_data *) extra;
189     uint64_t idata = 0, odata = 0;
190    
191     idata = memory_readmax64(cpu, data, len);
192    
193     switch (relative_addr) {
194    
195     /* 0x114 + 0x40 * (wid - 8): 0x80000000 for "alive",
196     according to Linux/IP30 */
197    
198     case 0x114 + 0x40 * (12 - 8):
199     fatal("[ IP30: asdvasdvnb ]\n");
200     odata = 0x80000000;
201     break;
202    
203     case 0x0029c:
204     /*
205     * If this is not implemented, the IP30 PROM complains during
206     * bootup:
207     *
208     * *FAILED*
209     * Address: 0xffffffffb000029c, Expected:
210     * 0x0000000000000001, Received: 0x0000000000000000
211     */
212     if (writeflag == MEM_WRITE) {
213     d->reg_0x0029c = idata;
214     } else {
215     odata = d->reg_0x0029c;
216     }
217     break;
218     default:
219     if (writeflag == MEM_WRITE) {
220     debug("[ sgi_ip30_2: unimplemented write to "
221     "address 0x%x, data=0x%02x ]\n",
222     (int)relative_addr, (int)idata);
223     } else {
224     debug("[ sgi_ip30_2: unimplemented read from address "
225     "0x%x ]\n", (int)relative_addr);
226     }
227     }
228    
229     if (writeflag == MEM_READ)
230     memory_writemax64(cpu, data, len, odata);
231    
232     return 1;
233     }
234    
235    
236     /*
237     * dev_sgi_ip30_3_access():
238     */
239 dpavlin 22 DEVICE_ACCESS(sgi_ip30_3)
240 dpavlin 4 {
241     struct sgi_ip30_data *d = (struct sgi_ip30_data *) extra;
242     uint64_t idata = 0, odata = 0;
243    
244     idata = memory_readmax64(cpu, data, len);
245    
246     switch (relative_addr) {
247     case 0xb4:
248     if (writeflag == MEM_WRITE) {
249     debug("[ sgi_ip30_3: unimplemented write to "
250     "address 0x%x, data=0x%02x ]\n",
251     (int)relative_addr, (int)idata);
252     } else {
253     odata = 2; /* should be 2, or Irix loops */
254     }
255     break;
256     case 0x00104:
257     if (writeflag == MEM_WRITE) {
258     debug("[ sgi_ip30_3: unimplemented write to address "
259     "0x%x, data=0x%02x ]\n", (int)relative_addr,
260     (int)idata);
261     } else {
262     odata = 64; /* should be 64, or the PROM
263     complains */
264     }
265     break;
266     case 0x00284:
267     /*
268     * If this is not implemented, the IP30 PROM complains during
269     * bootup:
270     *
271     * *FAILED*
272     * Address: 0xffffffffbf000284, Expected:
273     * 0x0000000000000001, Received: 0x0000000000000000
274     */
275     if (writeflag == MEM_WRITE) {
276     d->reg_0x00284 = idata;
277     } else {
278     odata = d->reg_0x00284;
279     }
280     break;
281     default:
282     if (writeflag == MEM_WRITE) {
283     debug("[ sgi_ip30_3: unimplemented write to address "
284     "0x%x, data=0x%02x ]\n", (int)relative_addr,
285     (int)idata);
286     } else {
287     debug("[ sgi_ip30_3: unimplemented read from "
288     "address 0x%x ]\n", (int)relative_addr);
289     }
290     }
291    
292     if (writeflag == MEM_READ)
293     memory_writemax64(cpu, data, len, odata);
294    
295     return 1;
296     }
297    
298    
299     /*
300     * dev_sgi_ip30_4_access():
301     */
302 dpavlin 22 DEVICE_ACCESS(sgi_ip30_4)
303 dpavlin 4 {
304     struct sgi_ip30_data *d = (struct sgi_ip30_data *) extra;
305     uint64_t idata = 0, odata = 0;
306    
307     idata = memory_readmax64(cpu, data, len);
308    
309     switch (relative_addr) {
310     case 0x000b0:
311     /*
312     * If this is not implemented, the IP30 PROM complains during
313     * bootup:
314     *
315     * *FAILED*
316     * Address: 0xffffffffbf6000b0, Expected:
317     * 0x0000000000000001, Received: 0x0000000000000000
318     */
319     if (writeflag == MEM_WRITE) {
320     d->reg_0x000b0 = idata;
321     } else {
322     odata = d->reg_0x000b0;
323     }
324     break;
325     default:
326     if (writeflag == MEM_WRITE) {
327     debug("[ sgi_ip30_4: unimplemented write to address"
328     " 0x%x, data=0x%02x ]\n",
329     (int)relative_addr, (int)idata);
330     } else {
331     debug("[ sgi_ip30_4: unimplemented read from address"
332     " 0x%x ]\n", (int)relative_addr);
333     }
334     }
335    
336     if (writeflag == MEM_READ)
337     memory_writemax64(cpu, data, len, odata);
338    
339     return 1;
340     }
341    
342    
343     /*
344     * dev_sgi_ip30_5_access():
345     */
346 dpavlin 22 DEVICE_ACCESS(sgi_ip30_5)
347 dpavlin 4 {
348     struct sgi_ip30_data *d = (struct sgi_ip30_data *) extra;
349     uint64_t idata = 0, odata = 0;
350    
351     idata = memory_readmax64(cpu, data, len);
352    
353     switch (relative_addr) {
354     case 0x00000:
355     if (writeflag == MEM_WRITE) {
356     d->reg_0x00000 = idata;
357     } else {
358     odata = d->reg_0x00000;
359     }
360     break;
361     default:
362     if (writeflag == MEM_WRITE) {
363     debug("[ sgi_ip30_5: unimplemented write to address "
364     "0x%x, data=0x%02x ]\n", (int)relative_addr,
365     (int)idata);
366     } else {
367     debug("[ sgi_ip30_5: unimplemented read from address "
368     "0x%x ]\n", (int)relative_addr);
369     }
370     }
371    
372     if (writeflag == MEM_READ)
373     memory_writemax64(cpu, data, len, odata);
374    
375     return 1;
376     }
377    
378    
379 dpavlin 34 DEVINIT(sgi_ip30)
380 dpavlin 4 {
381     struct sgi_ip30_data *d = malloc(sizeof(struct sgi_ip30_data));
382     if (d == NULL) {
383     fprintf(stderr, "out of memory\n");
384     exit(1);
385     }
386     memset(d, 0, sizeof(struct sgi_ip30_data));
387    
388 dpavlin 34 memory_device_register(devinit->machine->memory, "sgi_ip30_1",
389     devinit->addr, DEV_SGI_IP30_LENGTH, dev_sgi_ip30_access, (void *)d,
390 dpavlin 20 DM_DEFAULT, NULL);
391 dpavlin 34 memory_device_register(devinit->machine->memory, "sgi_ip30_2",
392     0x10000000, 0x10000, dev_sgi_ip30_2_access, (void *)d, DM_DEFAULT,
393     NULL);
394     memory_device_register(devinit->machine->memory, "sgi_ip30_3",
395     0x1f000000, 0x10000, dev_sgi_ip30_3_access, (void *)d, DM_DEFAULT,
396     NULL);
397     memory_device_register(devinit->machine->memory, "sgi_ip30_4",
398     0x1f600000, 0x10000, dev_sgi_ip30_4_access, (void *)d, DM_DEFAULT,
399     NULL);
400     memory_device_register(devinit->machine->memory, "sgi_ip30_5",
401     0x1f6c0000, 0x10000, dev_sgi_ip30_5_access, (void *)d, DM_DEFAULT,
402     NULL);
403 dpavlin 4
404 dpavlin 34 machine_add_tickfunction(devinit->machine,
405     dev_sgi_ip30_tick, d, 16, 0.0);
406 dpavlin 4
407 dpavlin 34 return 1;
408 dpavlin 4 }
409    
  ViewVC Help
Powered by ViewVC 1.1.26