1 |
dpavlin |
4 |
/* |
2 |
dpavlin |
22 |
* Copyright (C) 2004-2006 Anders Gavare. All rights reserved. |
3 |
dpavlin |
4 |
* |
4 |
|
|
* Redistribution and use in source and binary forms, with or without |
5 |
|
|
* modification, are permitted provided that the following conditions are met: |
6 |
|
|
* |
7 |
|
|
* 1. Redistributions of source code must retain the above copyright |
8 |
|
|
* notice, this list of conditions and the following disclaimer. |
9 |
|
|
* 2. Redistributions in binary form must reproduce the above copyright |
10 |
|
|
* notice, this list of conditions and the following disclaimer in the |
11 |
|
|
* documentation and/or other materials provided with the distribution. |
12 |
|
|
* 3. The name of the author may not be used to endorse or promote products |
13 |
|
|
* derived from this software without specific prior written permission. |
14 |
|
|
* |
15 |
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND |
16 |
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
17 |
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
18 |
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE |
19 |
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
20 |
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS |
21 |
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) |
22 |
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT |
23 |
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY |
24 |
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF |
25 |
|
|
* SUCH DAMAGE. |
26 |
|
|
* |
27 |
|
|
* |
28 |
dpavlin |
22 |
* $Id: dev_sgi_ip30.c,v 1.20 2006/01/01 13:17:17 debug Exp $ |
29 |
dpavlin |
4 |
* |
30 |
|
|
* SGI IP30 stuff. |
31 |
|
|
* |
32 |
|
|
* This is just comprised of hardcoded guesses so far. (Ugly.) |
33 |
|
|
*/ |
34 |
|
|
|
35 |
|
|
#include <stdio.h> |
36 |
|
|
#include <stdlib.h> |
37 |
|
|
#include <string.h> |
38 |
|
|
|
39 |
|
|
#include "cpu.h" |
40 |
|
|
#include "devices.h" |
41 |
|
|
#include "machine.h" |
42 |
|
|
#include "memory.h" |
43 |
|
|
#include "misc.h" |
44 |
|
|
|
45 |
|
|
|
46 |
|
|
void dev_sgi_ip30_tick(struct cpu *cpu, void *extra) |
47 |
|
|
{ |
48 |
|
|
struct sgi_ip30_data *d = extra; |
49 |
|
|
|
50 |
|
|
d->reg_0x20000 += 1000; |
51 |
|
|
|
52 |
|
|
if (d->imask0 & ((int64_t)1<<50)) { |
53 |
|
|
/* TODO: Only interrupt if reg 0x20000 (the counter) |
54 |
|
|
has passed the compare (0x30000). */ |
55 |
|
|
cpu_interrupt(cpu, 8+1 + 50); |
56 |
|
|
} |
57 |
|
|
} |
58 |
|
|
|
59 |
|
|
|
60 |
|
|
/* |
61 |
|
|
* dev_sgi_ip30_access(): |
62 |
|
|
*/ |
63 |
dpavlin |
22 |
DEVICE_ACCESS(sgi_ip30) |
64 |
dpavlin |
4 |
{ |
65 |
|
|
struct sgi_ip30_data *d = (struct sgi_ip30_data *) extra; |
66 |
|
|
uint64_t idata = 0, odata = 0; |
67 |
|
|
|
68 |
dpavlin |
18 |
if (writeflag == MEM_WRITE) |
69 |
|
|
idata = memory_readmax64(cpu, data, len); |
70 |
dpavlin |
4 |
|
71 |
|
|
switch (relative_addr) { |
72 |
|
|
case 0x20: |
73 |
|
|
/* Memory bank configuration: */ |
74 |
|
|
odata = 0x80010000ULL; |
75 |
|
|
break; |
76 |
|
|
case 0x10000: /* Interrupt mask register 0: */ |
77 |
|
|
if (writeflag == MEM_WRITE) { |
78 |
|
|
d->imask0 = idata; |
79 |
|
|
} else { |
80 |
|
|
odata = d->imask0; |
81 |
|
|
} |
82 |
|
|
break; |
83 |
|
|
case 0x10018: |
84 |
|
|
/* |
85 |
|
|
* If this is not implemented, the IP30 PROM complains during |
86 |
|
|
* bootup: |
87 |
|
|
* |
88 |
|
|
* *FAILED* |
89 |
|
|
* Address: 0xffffffffaff10018, Expected: |
90 |
|
|
* 0x0000000000000001, Received: 0x0000000000000000 |
91 |
|
|
*/ |
92 |
|
|
if (writeflag == MEM_WRITE) { |
93 |
|
|
d->reg_0x10018 = idata; |
94 |
|
|
} else { |
95 |
|
|
odata = d->reg_0x10018; |
96 |
|
|
} |
97 |
|
|
break; |
98 |
|
|
case 0x10020: /* Set ISR, according to Linux/IP30 */ |
99 |
|
|
d->isr = idata; |
100 |
|
|
/* Recalculate CPU interrupt assertions: */ |
101 |
|
|
cpu_interrupt(cpu, 8); |
102 |
|
|
break; |
103 |
|
|
case 0x10028: /* Clear ISR, according to Linux/IP30 */ |
104 |
|
|
d->isr &= ~idata; |
105 |
|
|
/* Recalculate CPU interrupt assertions: */ |
106 |
|
|
cpu_interrupt(cpu, 8); |
107 |
|
|
break; |
108 |
|
|
case 0x10030: /* Interrupt Status Register */ |
109 |
|
|
if (writeflag == MEM_WRITE) { |
110 |
|
|
/* Clear-on-write (TODO: is this correct?) */ |
111 |
|
|
d->isr &= ~idata; |
112 |
|
|
/* Recalculate CPU interrupt assertions: */ |
113 |
|
|
cpu_interrupt(cpu, 8); |
114 |
|
|
} else { |
115 |
|
|
odata = d->isr; |
116 |
|
|
} |
117 |
|
|
break; |
118 |
|
|
case 0x20000: |
119 |
|
|
/* A counter */ |
120 |
|
|
if (writeflag == MEM_WRITE) { |
121 |
|
|
d->reg_0x20000 = idata; |
122 |
|
|
} else { |
123 |
|
|
odata = d->reg_0x20000; |
124 |
|
|
} |
125 |
|
|
break; |
126 |
|
|
case 0x30000: |
127 |
|
|
if (writeflag == MEM_WRITE) { |
128 |
|
|
d->reg_0x30000 = idata; |
129 |
|
|
} else { |
130 |
|
|
odata = d->reg_0x30000; |
131 |
|
|
} |
132 |
|
|
break; |
133 |
|
|
default: |
134 |
|
|
if (writeflag == MEM_WRITE) { |
135 |
|
|
debug("[ sgi_ip30: unimplemented write to address " |
136 |
|
|
"0x%x, data=0x%02x ]\n", (int)relative_addr, |
137 |
|
|
(int)idata); |
138 |
|
|
} else { |
139 |
|
|
debug("[ sgi_ip30: unimplemented read from address" |
140 |
|
|
" 0x%x ]\n", (int)relative_addr); |
141 |
|
|
} |
142 |
|
|
} |
143 |
|
|
|
144 |
|
|
if (writeflag == MEM_READ) |
145 |
|
|
memory_writemax64(cpu, data, len, odata); |
146 |
|
|
|
147 |
|
|
return 1; |
148 |
|
|
} |
149 |
|
|
|
150 |
|
|
|
151 |
|
|
/* |
152 |
|
|
* dev_sgi_ip30_2_access(): |
153 |
|
|
*/ |
154 |
dpavlin |
22 |
DEVICE_ACCESS(sgi_ip30_2) |
155 |
dpavlin |
4 |
{ |
156 |
|
|
struct sgi_ip30_data *d = (struct sgi_ip30_data *) extra; |
157 |
|
|
uint64_t idata = 0, odata = 0; |
158 |
|
|
|
159 |
|
|
idata = memory_readmax64(cpu, data, len); |
160 |
|
|
|
161 |
|
|
switch (relative_addr) { |
162 |
|
|
|
163 |
|
|
/* 0x114 + 0x40 * (wid - 8): 0x80000000 for "alive", |
164 |
|
|
according to Linux/IP30 */ |
165 |
|
|
|
166 |
|
|
case 0x114 + 0x40 * (12 - 8): |
167 |
|
|
fatal("[ IP30: asdvasdvnb ]\n"); |
168 |
|
|
odata = 0x80000000; |
169 |
|
|
break; |
170 |
|
|
|
171 |
|
|
case 0x0029c: |
172 |
|
|
/* |
173 |
|
|
* If this is not implemented, the IP30 PROM complains during |
174 |
|
|
* bootup: |
175 |
|
|
* |
176 |
|
|
* *FAILED* |
177 |
|
|
* Address: 0xffffffffb000029c, Expected: |
178 |
|
|
* 0x0000000000000001, Received: 0x0000000000000000 |
179 |
|
|
*/ |
180 |
|
|
if (writeflag == MEM_WRITE) { |
181 |
|
|
d->reg_0x0029c = idata; |
182 |
|
|
} else { |
183 |
|
|
odata = d->reg_0x0029c; |
184 |
|
|
} |
185 |
|
|
break; |
186 |
|
|
default: |
187 |
|
|
if (writeflag == MEM_WRITE) { |
188 |
|
|
debug("[ sgi_ip30_2: unimplemented write to " |
189 |
|
|
"address 0x%x, data=0x%02x ]\n", |
190 |
|
|
(int)relative_addr, (int)idata); |
191 |
|
|
} else { |
192 |
|
|
debug("[ sgi_ip30_2: unimplemented read from address " |
193 |
|
|
"0x%x ]\n", (int)relative_addr); |
194 |
|
|
} |
195 |
|
|
} |
196 |
|
|
|
197 |
|
|
if (writeflag == MEM_READ) |
198 |
|
|
memory_writemax64(cpu, data, len, odata); |
199 |
|
|
|
200 |
|
|
return 1; |
201 |
|
|
} |
202 |
|
|
|
203 |
|
|
|
204 |
|
|
/* |
205 |
|
|
* dev_sgi_ip30_3_access(): |
206 |
|
|
*/ |
207 |
dpavlin |
22 |
DEVICE_ACCESS(sgi_ip30_3) |
208 |
dpavlin |
4 |
{ |
209 |
|
|
struct sgi_ip30_data *d = (struct sgi_ip30_data *) extra; |
210 |
|
|
uint64_t idata = 0, odata = 0; |
211 |
|
|
|
212 |
|
|
idata = memory_readmax64(cpu, data, len); |
213 |
|
|
|
214 |
|
|
switch (relative_addr) { |
215 |
|
|
case 0xb4: |
216 |
|
|
if (writeflag == MEM_WRITE) { |
217 |
|
|
debug("[ sgi_ip30_3: unimplemented write to " |
218 |
|
|
"address 0x%x, data=0x%02x ]\n", |
219 |
|
|
(int)relative_addr, (int)idata); |
220 |
|
|
} else { |
221 |
|
|
odata = 2; /* should be 2, or Irix loops */ |
222 |
|
|
} |
223 |
|
|
break; |
224 |
|
|
case 0x00104: |
225 |
|
|
if (writeflag == MEM_WRITE) { |
226 |
|
|
debug("[ sgi_ip30_3: unimplemented write to address " |
227 |
|
|
"0x%x, data=0x%02x ]\n", (int)relative_addr, |
228 |
|
|
(int)idata); |
229 |
|
|
} else { |
230 |
|
|
odata = 64; /* should be 64, or the PROM |
231 |
|
|
complains */ |
232 |
|
|
} |
233 |
|
|
break; |
234 |
|
|
case 0x00284: |
235 |
|
|
/* |
236 |
|
|
* If this is not implemented, the IP30 PROM complains during |
237 |
|
|
* bootup: |
238 |
|
|
* |
239 |
|
|
* *FAILED* |
240 |
|
|
* Address: 0xffffffffbf000284, Expected: |
241 |
|
|
* 0x0000000000000001, Received: 0x0000000000000000 |
242 |
|
|
*/ |
243 |
|
|
if (writeflag == MEM_WRITE) { |
244 |
|
|
d->reg_0x00284 = idata; |
245 |
|
|
} else { |
246 |
|
|
odata = d->reg_0x00284; |
247 |
|
|
} |
248 |
|
|
break; |
249 |
|
|
default: |
250 |
|
|
if (writeflag == MEM_WRITE) { |
251 |
|
|
debug("[ sgi_ip30_3: unimplemented write to address " |
252 |
|
|
"0x%x, data=0x%02x ]\n", (int)relative_addr, |
253 |
|
|
(int)idata); |
254 |
|
|
} else { |
255 |
|
|
debug("[ sgi_ip30_3: unimplemented read from " |
256 |
|
|
"address 0x%x ]\n", (int)relative_addr); |
257 |
|
|
} |
258 |
|
|
} |
259 |
|
|
|
260 |
|
|
if (writeflag == MEM_READ) |
261 |
|
|
memory_writemax64(cpu, data, len, odata); |
262 |
|
|
|
263 |
|
|
return 1; |
264 |
|
|
} |
265 |
|
|
|
266 |
|
|
|
267 |
|
|
/* |
268 |
|
|
* dev_sgi_ip30_4_access(): |
269 |
|
|
*/ |
270 |
dpavlin |
22 |
DEVICE_ACCESS(sgi_ip30_4) |
271 |
dpavlin |
4 |
{ |
272 |
|
|
struct sgi_ip30_data *d = (struct sgi_ip30_data *) extra; |
273 |
|
|
uint64_t idata = 0, odata = 0; |
274 |
|
|
|
275 |
|
|
idata = memory_readmax64(cpu, data, len); |
276 |
|
|
|
277 |
|
|
switch (relative_addr) { |
278 |
|
|
case 0x000b0: |
279 |
|
|
/* |
280 |
|
|
* If this is not implemented, the IP30 PROM complains during |
281 |
|
|
* bootup: |
282 |
|
|
* |
283 |
|
|
* *FAILED* |
284 |
|
|
* Address: 0xffffffffbf6000b0, Expected: |
285 |
|
|
* 0x0000000000000001, Received: 0x0000000000000000 |
286 |
|
|
*/ |
287 |
|
|
if (writeflag == MEM_WRITE) { |
288 |
|
|
d->reg_0x000b0 = idata; |
289 |
|
|
} else { |
290 |
|
|
odata = d->reg_0x000b0; |
291 |
|
|
} |
292 |
|
|
break; |
293 |
|
|
default: |
294 |
|
|
if (writeflag == MEM_WRITE) { |
295 |
|
|
debug("[ sgi_ip30_4: unimplemented write to address" |
296 |
|
|
" 0x%x, data=0x%02x ]\n", |
297 |
|
|
(int)relative_addr, (int)idata); |
298 |
|
|
} else { |
299 |
|
|
debug("[ sgi_ip30_4: unimplemented read from address" |
300 |
|
|
" 0x%x ]\n", (int)relative_addr); |
301 |
|
|
} |
302 |
|
|
} |
303 |
|
|
|
304 |
|
|
if (writeflag == MEM_READ) |
305 |
|
|
memory_writemax64(cpu, data, len, odata); |
306 |
|
|
|
307 |
|
|
return 1; |
308 |
|
|
} |
309 |
|
|
|
310 |
|
|
|
311 |
|
|
/* |
312 |
|
|
* dev_sgi_ip30_5_access(): |
313 |
|
|
*/ |
314 |
dpavlin |
22 |
DEVICE_ACCESS(sgi_ip30_5) |
315 |
dpavlin |
4 |
{ |
316 |
|
|
struct sgi_ip30_data *d = (struct sgi_ip30_data *) extra; |
317 |
|
|
uint64_t idata = 0, odata = 0; |
318 |
|
|
|
319 |
|
|
idata = memory_readmax64(cpu, data, len); |
320 |
|
|
|
321 |
|
|
switch (relative_addr) { |
322 |
|
|
case 0x00000: |
323 |
|
|
if (writeflag == MEM_WRITE) { |
324 |
|
|
d->reg_0x00000 = idata; |
325 |
|
|
} else { |
326 |
|
|
odata = d->reg_0x00000; |
327 |
|
|
} |
328 |
|
|
break; |
329 |
|
|
default: |
330 |
|
|
if (writeflag == MEM_WRITE) { |
331 |
|
|
debug("[ sgi_ip30_5: unimplemented write to address " |
332 |
|
|
"0x%x, data=0x%02x ]\n", (int)relative_addr, |
333 |
|
|
(int)idata); |
334 |
|
|
} else { |
335 |
|
|
debug("[ sgi_ip30_5: unimplemented read from address " |
336 |
|
|
"0x%x ]\n", (int)relative_addr); |
337 |
|
|
} |
338 |
|
|
} |
339 |
|
|
|
340 |
|
|
if (writeflag == MEM_READ) |
341 |
|
|
memory_writemax64(cpu, data, len, odata); |
342 |
|
|
|
343 |
|
|
return 1; |
344 |
|
|
} |
345 |
|
|
|
346 |
|
|
|
347 |
|
|
/* |
348 |
|
|
* dev_sgi_ip30_init(): |
349 |
|
|
*/ |
350 |
|
|
struct sgi_ip30_data *dev_sgi_ip30_init(struct machine *machine, |
351 |
|
|
struct memory *mem, uint64_t baseaddr) |
352 |
|
|
{ |
353 |
|
|
struct sgi_ip30_data *d = malloc(sizeof(struct sgi_ip30_data)); |
354 |
|
|
if (d == NULL) { |
355 |
|
|
fprintf(stderr, "out of memory\n"); |
356 |
|
|
exit(1); |
357 |
|
|
} |
358 |
|
|
memset(d, 0, sizeof(struct sgi_ip30_data)); |
359 |
|
|
|
360 |
|
|
memory_device_register(mem, "sgi_ip30_1", baseaddr, |
361 |
|
|
DEV_SGI_IP30_LENGTH, dev_sgi_ip30_access, (void *)d, |
362 |
dpavlin |
20 |
DM_DEFAULT, NULL); |
363 |
dpavlin |
4 |
memory_device_register(mem, "sgi_ip30_2", 0x10000000, |
364 |
dpavlin |
20 |
0x10000, dev_sgi_ip30_2_access, (void *)d, DM_DEFAULT, NULL); |
365 |
dpavlin |
4 |
memory_device_register(mem, "sgi_ip30_3", 0x1f000000, |
366 |
dpavlin |
20 |
0x10000, dev_sgi_ip30_3_access, (void *)d, DM_DEFAULT, NULL); |
367 |
dpavlin |
4 |
memory_device_register(mem, "sgi_ip30_4", 0x1f600000, |
368 |
dpavlin |
20 |
0x10000, dev_sgi_ip30_4_access, (void *)d, DM_DEFAULT, NULL); |
369 |
dpavlin |
4 |
memory_device_register(mem, "sgi_ip30_5", 0x1f6c0000, |
370 |
dpavlin |
20 |
0x10000, dev_sgi_ip30_5_access, (void *)d, DM_DEFAULT, NULL); |
371 |
dpavlin |
4 |
|
372 |
|
|
machine_add_tickfunction(machine, dev_sgi_ip30_tick, d, 16); |
373 |
|
|
|
374 |
|
|
return d; |
375 |
|
|
} |
376 |
|
|
|