Parent Directory | Revision Log
Links to HEAD: | (view) (annotate) |
Sticky Revision: |
++ trunk/HISTORY (local) $Id: HISTORY,v 1.905 2005/08/16 09:16:24 debug Exp $ 20050628 Continuing the work on the ARM translation engine. end_of_page works. Experimenting with load/store translation caches (virtual -> physical -> host). 20050629 More ARM stuff (memory access translation cache, mostly). This might break a lot of stuff elsewhere, probably some MIPS- related translation things. 20050630 Many load/stores are now automatically generated and included into cpu_arm_instr.c; 1024 functions in total (!). Fixes based on feedback from Alec Voropay: only print 8 hex digits instead of 16 in some cases when emulating 32-bit machines; similar 8 vs 16 digit fix for breakpoint addresses; 4Kc has 16 TLB entries, not 48; the MIPS config select1 register is now printed with "reg ,0". Also changing many other occurances of 16 vs 8 digit output. Adding cache associativity fields to mips_cpu_types.h; updating some other cache fields; making the output of mips_cpu_dumpinfo() look nicer. Generalizing the bintrans stuff for device accesses to also work with the new translation system. (This might also break some MIPS things.) Adding multi-load/store instructions to the ARM disassembler and the translator, and some optimizations of various kinds. 20050701 Adding a simple dev_disk (it can read/write sectors from disk images). 20050712 Adding dev_ether (a simple ethernet send/receive device). Debugger command "ninstrs" for toggling show_nr_of_instructions during runtime. Removing the framebuffer logo. 20050713 Continuing on dev_ether. Adding a dummy cpu_alpha (again). 20050714 More work on cpu_alpha. 20050715 More work on cpu_alpha. Many instructions work, enough to run a simple framebuffer fill test (similar to the ARM test). 20050716 More Alpha stuff. 20050717 Minor updates (Alpha stuff). 20050718 Minor updates (Alpha stuff). 20050719 Generalizing some Alpha instructions. 20050720 More Alpha-related updates. 20050721 Continuing on cpu_alpha. Importing rpb.h from NetBSD/alpha. 20050722 Alpha-related updates: userland stuff (Hello World using write() compiled statically for FreeBSD/Alpha runs fine), and more instructions are now implemented. 20050723 Fixing ldq_u and stq_u. Adding more instructions (conditional moves, masks, extracts, shifts). 20050724 More FreeBSD/Alpha userland stuff, and adding some more instructions (inserts). 20050725 Continuing on the Alpha stuff. (Adding dummy ldt/stt.) Adding a -A command line option to turn off alignment checks in some cases (for translated code). Trying to remove the old bintrans code which updated the pc and nr_of_executed_instructions for every instruction. 20050726 Making another attempt att removing the pc/nr of instructions code. This time it worked, huge performance increase for artificial test code, but performance loss for real-world code :-( so I'm scrapping that code for now. Tiny performance increase on Alpha (by using ret instead of jmp, to play nice with the Alpha's branch prediction) for the old MIPS bintrans backend. 20050727 Various minor fixes and cleanups. 20050728 Switching from a 2-level virtual to host/physical translation system for ARM emulation, to a 1-level translation. Trying to switch from 2-level to 1-level for the MIPS bintrans system as well (Alpha only, so far), but there is at least one problem: caches and/or how they work with device mappings. 20050730 Doing the 2-level to 1-level conversion for the i386 backend. The cache/device bug is still there for R2K/3K :( Various other minor updates (Malta etc). The mc146818 clock now updates the UIP bit in a way which works better with Linux for at least sgimips and Malta emulation. Beginning the work on refactoring the dyntrans system. 20050731 Continuing the dyntrans refactoring. Fixing a small but serious host alignment bug in memory_rw. Adding support for big-endian load/stores to the i386 bintrans backend. Another minor i386 bintrans backend update: stores from the zero register are now one (or two) loads shorter. The slt and sltu instructions were incorrectly implemented for the i386 backend; only using them for 32-bit mode for now. 20050801 Continuing the dyntrans refactoring. Cleanup of the ns16550 serial controller (removing unnecessary code). Bugfix (memory corruption bug) in dev_gt, and a patch/hack from Alec Voropay for Linux/Malta. 20050802 More cleanup/refactoring of the dyntrans subsystem: adding phys_page pointers to the lookup tables, for quick jumps between translated pages. Better fix for the ns16550 device (but still no real FIFO functionality). Converting cpu_ppc to the new dyntrans system. This means that I will have to start from scratch with implementing each instruction, and figure out how to implement dual 64/32-bit modes etc. Removing the URISC CPU family, because it was useless. 20050803 When selecting a machine type, the main type can now be omitted if the subtype name is unique. (I.e. -E can be omitted.) Fixing a dyntrans/device update bug. (Writes to offset 0 of a device could sometimes go unnoticed.) Adding an experimental "instruction combination" hack for ARM for memset-like byte fill loops. 20050804 Minor progress on cpu_alpha and related things. Finally fixing the MIPS dmult/dmultu bugs. Fixing some minor TODOs. 20050805 Generalizing the 8259 PIC. It now also works with Cobalt and evbmips emulation, in addition to the x86 hack. Finally converting the ns16550 device to use devinit. Continuing the work on the dyntrans system. Thinking about how to add breakpoints. 20050806 More dyntrans updates. Breakpoints seem to work now. 20050807 Minor updates: cpu_alpha and related things; removing dev_malta (as it isn't used any more). Dyntrans: working on general "show trace tree" support. The trace tree stuff now works with both the old MIPS code and with newer dyntrans modes. :) Continuing on Alpha-related stuff (trying to get *BSD to boot a bit further, adding more instructions, etc). 20050808 Adding a dummy IA64 cpu family, and continuing the refactoring of the dyntrans system. Removing the regression test stuff, because it was more or less useless. Adding loadlinked/storeconditional type instructions to the Alpha emulation. (Needed for Linux/alpha. Not very well tested yet.) 20050809 The function call trace tree now prints a per-function nr of arguments. (Semi-meaningless, since that data isn't read yet from the ELFs; some hardcoded symbols such as memcpy() and strlen() work fine, though.) More dyntrans refactoring; taking out more of the things that are common to all cpu families. 20050810 Working on adding support for "dual mode" for PPC dyntrans (i.e. both 64-bit and 32-bit modes). (Re)adding some simple PPC instructions. 20050811 Adding a dummy M68K cpu family. The dyntrans system isn't ready for variable-length ISAs yet, so it's completely bogus so far. Re-adding more PPC instructions. Adding a hack to src/file.c which allows OpenBSD/mac68k a.out kernels to be loaded. Beginning to add PPC loads/stores. So far they only work in 32-bit mode. 20050812 The configure file option "add_remote" now accepts symbolic host names, in addition to numeric IPv4 addresses. Re-adding more PPC instructions. 20050814 Continuing to port back more PPC instructions. Found and fixed the cache/device write-update bug for 32-bit MIPS bintrans. :-) Triggered a really weird and annoying bug in Compaq's C compiler; ccc sometimes outputs code which loads from an address _before_ checking whether the pointer was NULL or not. (I'm not sure how to handle this problem.) 20050815 Removing all of the old x86 instruction execution code; adding a new (dummy) dyntrans module for x86. Taking the first steps to extend the dyntrans system to support variable-length instructions. Slowly preparing for the next release. 20050816 Adding a dummy SPARC cpu module. Minor updates (documentation etc) for the release. ============== RELEASE 0.3.5 ==============
++ trunk/HISTORY (local) $Id: HISTORY,v 1.772 2005/06/04 12:02:16 debug Exp $ 20050428 Disabling the "-fmove-all-movables" option in the configure script, because it causes the compile to fail on OpenBSD/sgi. 20050502 Minor updates. 20050503 Removing the WRT54G mode (it was bogus anyway), and adding a comment about Windows NT for MIPS in doc/experiments.html. Minor updates to the x86 instruction decoding. 20050504 Adding some more x86 instructions. Adding support for reading files from ISO9660 CDROMs (including gzipped files). It's an ugly hack, but it seems to work. Various other minor updates (dev_vga.c, pc_bios.c etc). 20050505 Some more x86-related updates. Beginning (what I hope will be) a major code cleanup phase. "bootris" (an x86 bootsector) runs :-) 20050506 Adding some more x86 instructions. 20050507 tmpnam => mkstemp. Working on a hack to allow VGA charcells to be shown even when not running with X11. Adding more x86 instructions. 20050508 x86 32-bit SIB addressing fix, and more instructions. 20050509 Adding more x86 instructions. 20050510 Minor documentation updates, and other updates (x86 stuff etc.) 20050511 More x86-related updates. 20050513 Various updates, mostly x86-related. (Trying to fix flag calculation, factoring out the ugly shift/rotate code, and some other things.) 20050514 Adding support for loading some old i386 a.out executables. Finally beginning the cleanup of machine/PROM/bios dependant info. Some minor documentation updates. Trying to clean up ARCBIOS stuff a little. 20050515 Trying to make it possible to actually use more than one disk type per machine (floppy, ide, scsi). Trying to clean up the kbd vs PROM console stuff. (For PC and ARC emulation modes, mostly.) Beginning to add an 8259 interrupt controller, and connecting it to the x86 emulation. 20050516 The first x86 interrupts seem to work (keyboard stuff). Adding a 8253/8254 programmable interval timer skeleton. FreeDOS now reaches a command prompt and can be interacted with. 20050517 After some bugfixes, MS-DOS also (sometimes) reaches a command prompt now. Trying to fix the pckbc to work with MS-DOS' keyb.com, but no success yet. 20050518 Adding a simple 32-bit x86 MMU skeleton. 20050519 Some more work on the x86 stuff. (Beginning the work on paging, and various other fixes). 20050520 More updates. Working on dev_vga (4-bit graphics modes), adding 40 columns support to the PC bios emulation. Trying to add support for resizing windows when switching between graphics modes. 20050521 Many more x86-related updates. 20050522 Correcting the initial stack pointer's sign-extension for ARCBIOS emulation (thanks to Alec Voropay for noticing the error). Continuing on the cleanup (ARCBIOS etc). dev_vga updates. 20050523 More x86 updates: trying to add some support for protected mode interrupts (via gate descriptors) and many other fixes. More ARCBIOS cleanup. Adding a device flag which indicates that reads cause no side-effects. (Useful for the "dump" command in the debugger, and other things.) Adding support for directly starting up x86 ELFs, skipping the bootloader stage. (Most ELFs, however, are not suitable for this.) 20050524 Adding simple 32-bit x86 TSS task switching, but no privilege level support yet. More work on dev_vga. A small "Copper bars" demo works. :-) Adding support for Trap Flag (single-step exceptions), at least in real mode, and various other x86-related fixes. 20050525 Adding a new disk image prefix (gH;S;) which can be used to override the default nr of heads and sectors per track. 20050527 Various bug fixes, more work on the x86 mode (stack change on interrupts between different priv.levels), and some minor documentation updates. 20050528 Various fixes (x86 stuff). 20050529 More x86 fixes. An OpenBSD/i386 bootfloppy reaches userland and can be interacted with (although there are problems with key repetition). NetBSD/i386 triggers a serious CISC-related problem: instruction fetches across page boundaries, where the later part isn't actually part of the instruction. 20050530 Various minor updates. (Documentation updates, etc.) 20050531 Adding some experimental code (experiments/new_test_*) which could be useful for dynamic (but not binary) translation in the future. 20050602 Adding a dummy ARM skeleton. Fixing the pckbc key repetition problem (by adding release scancodes for all keypresses). 20050603 Minor updates for the next release. 20050604 Release testing. Minor updates. ============== RELEASE 0.3.3 ============== 20050604 There'll probably be a 0.3.3.1 release soon, with some very very tiny updates.
++ trunk/HISTORY (local) $Id: HISTORY,v 1.707 2005/04/27 16:37:33 debug Exp $ 20050408 Some minor updates to the wdc. Linux now doesn't complain anymore if a disk is non-present. 20050409 Various minor fixes (a bintrans bug, and some other things). The wdc seems to work with Playstation2 emulation, but there is a _long_ annoying delay when disks are detected. Fixing a really important bintrans bug (when devices and RAM are mixed within 4KB pages), which was triggered with NetBSD/playstation2 kernels. 20050410 Adding a dummy dev_ps2_ether (just so that NetBSD doesn't complain as much during bootup). Symbols starting with '$' are now ignored. Renaming dev_ps2_ohci.c to dev_ohci.c, etc. 20050411 Moving the bintrans-cache-isolation check from cpu_mips.c to cpu_mips_coproc.c. (I thought this would give a speedup, but it's not noticable.) Better playstation2 sbus interrupt code. Skip ahead many ticks if the count register is read manually. (This increases the speed of delay-loops that simply read the count register.) 20050412 Updates to the playstation2 timer/interrupt code. Some other minor updates. 20050413 NetBSD/cobalt runs from a disk image :-) including userland; updating the documentation on how to install NetBSD/cobalt using NetBSD/pmax (!). Some minor bintrans updates (no real speed improvement) and other minor updates (playstation2 now uses the -o options). 20050414 Adding a dummy x86 (and AMD64) mode. 20050415 Adding some (32-bit and 16-bit) x86 instructions. Adding some initial support for non-SCSI, non-IDE floppy images. (The x86 mode can boot from these, more or less.) Moving the devices/ and include/ directories to src/devices/ and src/include/, respectively. 20050416 Continuing on the x86 stuff. (Adding pc_bios.c and some simple support for software interrupts in 16-bit mode.) 20050417 Ripping out most of the x86 instruction decoding stuff, trying to rewrite it in a cleaner way. Disabling some of the least working CPU families in the configure script (sparc, x86, alpha, hppa), so that they are not enabled by default. 20050418 Trying to fix the bug which caused problems when turning on and off bintrans interactively, by flushing the bintrans cache whenever bintrans is manually (re)enabled. 20050419 Adding the 'lswi' ppc instruction. Minor updates to the x86 instruction decoding. 20050420 Renaming x86 register name indices from R_xx to X86_R_xx (this makes building on Tru64 nicer). 20050422 Adding a check for duplicate MIPS TLB entries on tlbwr/tlbwi. 20050427 Adding screenshots to guestoses.html. Some minor fixes and testing for the next release. ============== RELEASE 0.3.2 ==============
This form allows you to request diffs between any two revisions of this file. For each of the two "sides" of the diff, enter a numeric revision.
ViewVC Help | |
Powered by ViewVC 1.1.26 |