/[gxemul]/trunk/src/devices/dev_mb8696x.c
This is repository of my old source code which isn't updated any more. Go to git.rot13.org for current projects!
ViewVC logotype

Annotation of /trunk/src/devices/dev_mb8696x.c

Parent Directory Parent Directory | Revision Log Revision Log


Revision 32 - (hide annotations)
Mon Oct 8 16:20:58 2007 UTC (16 years, 7 months ago) by dpavlin
File MIME type: text/plain
File size: 8090 byte(s)
++ trunk/HISTORY	(local)
$Id: HISTORY,v 1.1421 2006/11/06 05:32:37 debug Exp $
20060816	Adding a framework for emulated/virtual timers (src/timer.c),
		using only setitimer().
		Rewriting the mc146818 to use the new timer framework.
20060817	Adding a call to gettimeofday() every now and then (once every
		second, at the moment) to resynch the timer if it drifts.
		Beginning to convert the ISA timer interrupt mechanism (8253
		and 8259) to use the new timer framework.
		Removing the -I command line option.
20060819	Adding the -I command line option again, with new semantics.
		Working on Footbridge timer interrupts; NetBSD/NetWinder and
		NetBSD/CATS now run at correct speed, but unfortunately with
		HUGE delays during bootup.
20060821	Some minor m68k updates. Adding the first instruction: nop. :)
		Minor Alpha emulation updates.
20060822	Adding a FreeBSD development specific YAMON environment
		variable ("khz") (as suggested by Bruce M. Simpson).
		Moving YAMON environment variable initialization from
		machine_evbmips.c into promemul/yamon.c, and adding some more
		variables.
		Continuing on the LCA PCI bus controller (for Alpha machines).
20060823	Continuing on the timer stuff: experimenting with MIPS count/
		compare interrupts connected to the timer framework.
20060825	Adding bogus SCSI commands 0x51 (SCSICDROM_READ_DISCINFO) and
		0x52 (SCSICDROM_READ_TRACKINFO) to the SCSI emulation layer,
		to allow NetBSD/pmax 4.0_BETA to be installed from CDROM.
		Minor updates to the LCA PCI controller.
20060827	Implementing a CHIP8 cpu mode, and a corresponding CHIP8
		machine, for fun. Disassembly support for all instructions,
		and most of the common instructions have been implemented: mvi,
		mov_imm, add_imm, jmp, rand, cls, sprite, skeq_imm, jsr,
		skne_imm, bcd, rts, ldr, str, mov, or, and, xor, add, sub,
		font, ssound, sdelay, gdelay, bogus skup/skpr, skeq, skne.
20060828	Beginning to convert the CHIP8 cpu in the CHIP8 machine to a
		(more correct) RCA 180x cpu. (Disassembly for all 1802
		instructions has been implemented, but no execution yet, and
		no 1805 extended instructions.)
20060829	Minor Alpha emulation updates.
20060830	Beginning to experiment a little with PCI IDE for SGI O2.
		Fixing the cursor key mappings for MobilePro 770 emulation.
		Fixing the LK201 warning caused by recent NetBSD/pmax.
		The MIPS R41xx standby, suspend, and hibernate instructions now
		behave like the RM52xx/MIPS32/MIPS64 wait instruction.
		Fixing dev_wdc so it calculates correct (64-bit) offsets before
		giving them to diskimage_access().
20060831	Continuing on Alpha emulation (OSF1 PALcode).
20060901	Minor Alpha updates; beginning on virtual memory pagetables.
		Removed the limit for max nr of devices (in preparation for
		allowing devices' base addresses to be changed during runtime).
		Adding a hack for MIPS [d]mfc0 select 0 (except the count
		register), so that the coproc register is simply copied.
		The MIPS suspend instruction now exits the emulator, instead
		of being treated as a wait instruction (this causes NetBSD/
		hpcmips to get correct 'halt' behavior).
		The VR41xx RTC now returns correct time.
		Connecting the VR41xx timer to the timer framework (fixed at
		128 Hz, for now).
		Continuing on SPARC emulation, adding more instructions:
		restore, ba_xcc, ble. The rectangle drawing demo works :)
		Removing the last traces of the old ENABLE_CACHE_EMULATION
		MIPS stuff (not usable with dyntrans anyway).
20060902	Splitting up src/net.c into several smaller files in its own
		subdirectory (src/net/).
20060903	Cleanup of the files in src/net/, to make them less ugly.
20060904	Continuing on the 'settings' subsystem.
		Minor progress on the SPARC emulation mode.
20060905	Cleanup of various things, and connecting the settings
		infrastructure to various subsystems (emul, machine, cpu, etc).
		Changing the lk201 mouse update routine to not rely on any
		emulated hardware framebuffer cursor coordinates, but instead
		always do (semi-usable) relative movements.
20060906	Continuing on the lk201 mouse stuff. Mouse behaviour with
		multiple framebuffers (which was working in Ultrix) is now
		semi-broken (but it still works, in a way).
		Moving the documentation about networking into its own file
		(networking.html), and refreshing it a bit. Adding an example
		of how to use ethernet frame direct-access (udp_snoop).
20060907	Continuing on the settings infrastructure.
20060908	Minor updates to SH emulation: for 32-bit emulation: delay
		slots and the 'jsr @Rn' instruction. I'm putting 64-bit SH5 on
		ice, for now.
20060909-10	Implementing some more 32-bit SH instructions. Removing the
		64-bit mode completely. Enough has now been implemented to run
		the rectangle drawing demo. :-)
20060912	Adding more SH instructions.
20060916	Continuing on SH emulation (some more instructions: div0u,
		div1, rotcl/rotcr, more mov instructions, dt, braf, sets, sett,
		tst_imm, dmuls.l, subc, ldc_rm_vbr, movt, clrt, clrs, clrmac).
		Continuing on the settings subsystem (beginning on reading/
		writing settings, removing bugs, and connecting more cpus to
		the framework).
20060919	More work on SH emulation; adding an ldc banked instruction,
		and attaching a 640x480 framebuffer to the Dreamcast machine
		mode (NetBSD/dreamcast prints the NetBSD copyright banner :-),
		and then panics).
20060920	Continuing on the settings subsystem.
20060921	Fixing the Footbridge timer stuff so that NetBSD/cats and
		NetBSD/netwinder boot up without the delays.
20060922	Temporarily hardcoding MIPS timer interrupt to 100 Hz. With
		'wait' support disabled, NetBSD/malta and Linux/malta run at
		correct speed.
20060923	Connecting dev_gt to the timer framework, so that NetBSD/cobalt
		runs at correct speed.
		Moving SH4-specific memory mapped registers into its own
		device (dev_sh4.c).
		Running with -N now prints "idling" instead of bogus nr of
		instrs/second (which isn't valid anyway) while idling.
20060924	Algor emulation should now run at correct speed.
		Adding disassembly support for some MIPS64 revision 2
		instructions: ext, dext, dextm, dextu.
20060926	The timer framework now works also when the MIPS wait
		instruction is used.
20060928	Re-implementing checks for coprocessor availability for MIPS
		cop0 instructions. (Thanks to Carl van Schaik for noticing the
		lack of cop0 availability checks.)
20060929	Implementing an instruction combination hack which treats
		NetBSD/pmax' idle loop as a wait-like instruction.
20060930	The ENTRYHI_R_MASK was missing in (at least) memory_mips_v2p.c,
		causing TLB lookups to sometimes succeed when they should have
		failed. (A big thank you to Juli Mallett for noticing the
		problem.)
		Adding disassembly support for more MIPS64 revision 2 opcodes
		(seb, seh, wsbh, jalr.hb, jr.hb, synci, ins, dins, dinsu,
		dinsm, dsbh, dshd, ror, dror, rorv, drorv, dror32). Also
		implementing seb, seh, dsbh, dshd, and wsbh.
		Implementing an instruction combination hack for Linux/pmax'
		idle loop, similar to the NetBSD/pmax case.
20061001	Changing the NetBSD/sgimips install instructions to extract
		files from an iso image, instead of downloading them via ftp.
20061002	More-than-31-bit userland addresses in memory_mips_v2p.c were
		not actually working; applying a fix from Carl van Schaik to
		enable them to work + making some other updates (adding kuseg
		support).
		Fixing hpcmips (vr41xx) timer initialization.
		Experimenting with O(n)->O(1) reduction in the MIPS TLB lookup
		loop. Seems to work both for R3000 and non-R3000.
20061003	Continuing a little on SH emulation (adding more control
		registers; mini-cleanup of memory_sh.c).
20061004	Beginning on a dev_rtc, a clock/timer device for the test
		machines; also adding a demo, and some documentation.
		Fixing a bug in SH "mov.w @(disp,pc),Rn" (the result wasn't
		sign-extended), and adding the addc and ldtlb instructions.
20061005	Contining on SH emulation: virtual to physical address
		translation, and a skeleton exception mechanism.
20061006	Adding more SH instructions (various loads and stores, rte,
		negc, muls.w, various privileged register-move instructions).
20061007	More SH instructions: various move instructions, trapa, div0s,
		float, fdiv, ftrc.
		Continuing on dev_rtc; removing the rtc demo.
20061008	Adding a dummy Dreamcast PROM module. (Homebrew Dreamcast
		programs using KOS libs need this.)
		Adding more SH instructions: "stc vbr,rn", rotl, rotr, fsca,
		fmul, fadd, various floating-point moves, etc. A 256-byte
		demo for Dreamcast runs :-)
20061012	Adding the SH "lds Rm,pr" and bsr instructions.
20061013	More SH instructions: "sts fpscr,rn", tas.b, and some more
		floating point instructions, cmp/str, and more moves.
		Adding a dummy dev_pvr (Dreamcast graphics controller).
20061014	Generalizing the expression evaluator (used in the built-in
		debugger) to support parentheses and +-*/%^&|.
20061015	Removing the experimental tlb index hint code in
		mips_memory_v2p.c, since it didn't really have any effect.
20061017	Minor SH updates; adding the "sts pr,Rn", fcmp/gt, fneg,
		frchg, and some other instructions. Fixing missing sign-
		extension in an 8-bit load instruction.
20061019	Adding a simple dev_dreamcast_rtc.
		Implementing memory-mapped access to the SH ITLB/UTLB arrays.
20061021	Continuing on various SH and Dreamcast things: sh4 timers,
		debug messages for dev_pvr, fixing some virtual address
		translation bugs, adding the bsrf instruction.
		The NetBSD/dreamcast GENERIC_MD kernel now reaches userland :)
		Adding a dummy dev_dreamcast_asic.c (not really useful yet).
		Implementing simple support for Store Queues.
		Beginning on the PVR Tile Accelerator.
20061022	Generalizing the PVR framebuffer to support off-screen drawing,
		multiple bit-depths, etc. (A small speed penalty, but most
		likely worth it.)
		Adding more SH instructions (mulu.w, fcmp/eq, fsub, fmac,
		fschg, and some more); correcting bugs in "fsca" and "float".
20061024	Adding the SH ftrv (matrix * vector) instruction. Marcus
		Comstedt's "tatest" example runs :) (wireframe only).
		Correcting disassembly for SH floating point instructions that
		use the xd* registers.
		Adding the SH fsts instruction.
		In memory_device_dyntrans_access(), only the currently used
		range is now invalidated, and not the entire device range.
20061025	Adding a dummy AVR32 cpu mode skeleton.
20061026	Various Dreamcast updates; beginning on a Maple bus controller.
20061027	Continuing on the Maple bus. A bogus Controller, Keyboard, and
		Mouse can now be detected by NetBSD and KOS homebrew programs.
		Cleaning up the SH4 Timer Management Unit, and beginning on
		SH4 interrupts.
		Implementing the Dreamcast SYSASIC.
20061028	Continuing on the SYSASIC.
		Adding the SH fsqrt instruction.
		memory_sh.c now actually scans the ITLB.
		Fixing a bug in dev_sh4.c, related to associative writes into
		the memory-mapped UTLB array. NetBSD/dreamcast now reaches
		userland stably, and prints the "Terminal type?" message :-]
		Implementing enough of the Dreamcast keyboard to make NetBSD
		accept it for input.
		Enabling SuperH for stable (non-development) builds.
		Adding NetBSD/dreamcast to the documentation, although it
		doesn't support root-on-nfs yet.
20061029	Changing usleep(1) calls in the debugger to to usleep(10000)
		(according to Brian Foley, this makes GXemul run better on
		MacOS X).
		Making the Maple "Controller" do something (enough to barely
		interact with dcircus.elf).
20061030-31	Some progress on the PVR. More test programs start running (but
		with strange output).
		Various other SH4-related updates.
20061102	Various Dreamcast and SH4 updates; more KOS demos run now.
20061104	Adding a skeleton dev_mb8696x.c (the Dreamcast's LAN adapter).
20061105	Continuing on the MB8696x; NetBSD/dreamcast detects it as mbe0.
		Testing for the release.

==============  RELEASE 0.4.3  ==============


1 dpavlin 32 /*
2     * Copyright (C) 2006 Anders Gavare. All rights reserved.
3     *
4     * Redistribution and use in source and binary forms, with or without
5     * modification, are permitted provided that the following conditions are met:
6     *
7     * 1. Redistributions of source code must retain the above copyright
8     * notice, this list of conditions and the following disclaimer.
9     * 2. Redistributions in binary form must reproduce the above copyright
10     * notice, this list of conditions and the following disclaimer in the
11     * documentation and/or other materials provided with the distribution.
12     * 3. The name of the author may not be used to endorse or promote products
13     * derived from this software without specific prior written permission.
14     *
15     * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
16     * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
17     * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
18     * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
19     * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
20     * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
21     * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
22     * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
23     * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
24     * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
25     * SUCH DAMAGE.
26     *
27     *
28     * $Id: dev_mb8696x.c,v 1.1 2006/11/06 05:32:38 debug Exp $
29     *
30     * Fujitsu MB8696x Ethernet interface.
31     *
32     * Used as the LAN adapter (MB86967) in the Dreamcast machine mode.
33     *
34     *
35     * Note: This is just a bogus module so far.
36     *
37     * (TODO: "Reverse engineer" more of NetBSD's mb86960.c to implement this.)
38     */
39    
40     #include <stdio.h>
41     #include <stdlib.h>
42     #include <string.h>
43     #include <sys/time.h>
44    
45     #include "cpu.h"
46     #include "device.h"
47     #include "devices.h"
48     #include "machine.h"
49     #include "memory.h"
50     #include "misc.h"
51     #include "net.h"
52    
53     #include "mb86960reg.h"
54    
55    
56     #ifdef UNSTABLE_DEVEL
57     #define MB8696X_DEBUG
58     #endif
59    
60     #ifdef MB8696X_DEBUG
61     #define debug fatal
62     #endif
63    
64     struct mb8696x_data {
65     int addr_mult;
66    
67     /*
68     * Registers:
69     *
70     * reg contains 32 registers. However, registers 8..15 are bank-
71     * switched, based on a setting in FE_DLCR7. mar_8_15 are "multicast
72     * address registers", and bmpr_8_15 are "buffer memory port
73     * registers".
74     */
75     uint8_t reg[MB8696X_NREGS];
76     uint8_t mar_8_15[8];
77     uint8_t bmpr_8_15[8];
78    
79     /* EEPROM contents and internal state during a read operation: */
80     uint8_t eeprom[FE_EEPROM_SIZE];
81     int eeprom_state;
82     uint8_t eeprom_bit_count;
83     uint8_t eeprom_command;
84     uint16_t eeprom_data;
85     };
86    
87     #define EEPROM_STATE_NOTHING 0
88     #define EEPROM_STATE_READY 1 /* Waiting for start bit */
89     #define EEPROM_STATE_COMMAND 2 /* Waiting for 8 command bits */
90     #define EEPROM_STATE_READ 3
91    
92    
93     DEVICE_ACCESS(mb8696x)
94     {
95     struct mb8696x_data *d = (struct mb8696x_data *) extra;
96     uint64_t idata = 0, odata = 0;
97     uint8_t *reg_ptr;
98    
99     if (writeflag == MEM_WRITE)
100     idata = memory_readmax64(cpu, data, len);
101    
102     relative_addr /= d->addr_mult;
103    
104     /*
105     * Default result on reads: (Note special treatment of banked regs.)
106     */
107     reg_ptr = &d->reg[relative_addr];
108     if (relative_addr >= 8 && relative_addr <= 15 &&
109     (d->reg[FE_DLCR7] & FE_D7_RBS) == FE_D7_RBS_MAR)
110     reg_ptr = &d->mar_8_15[relative_addr - 8];
111     if (relative_addr >= 8 && relative_addr <= 15 &&
112     (d->reg[FE_DLCR7] & FE_D7_RBS) == FE_D7_RBS_BMPR)
113     reg_ptr = &d->bmpr_8_15[relative_addr - 8];
114    
115     odata = *reg_ptr;
116    
117    
118     switch (relative_addr) {
119    
120     case FE_DLCR0: /* TX interrupt status */
121     case FE_DLCR1: /* RX interrupt status */
122     /* Write-1-to-clear: */
123     if (writeflag == MEM_WRITE)
124     (*reg_ptr) &= ~idata;
125    
126     /* TODO: reassert interrupts */
127    
128     break;
129    
130     case FE_DLCR2: /* TX interrupt control */
131     case FE_DLCR3: /* RX interrupt control */
132     if (writeflag == MEM_WRITE)
133     (*reg_ptr) = idata;
134    
135     /* TODO: reassert interrupts */
136    
137     break;
138    
139     case FE_DLCR6:
140     case FE_DLCR8: /* Ethernet addr byte 0 */
141     case FE_DLCR9: /* Ethernet addr byte 1 */
142     case FE_DLCR10: /* Ethernet addr byte 2 */
143     case FE_DLCR11: /* Ethernet addr byte 3 */
144     case FE_DLCR12: /* Ethernet addr byte 4 */
145     case FE_DLCR13: /* Ethernet addr byte 5 */
146     if (writeflag == MEM_WRITE)
147     (*reg_ptr) = idata;
148     break;
149    
150     case FE_DLCR7:
151     if (writeflag == MEM_WRITE) {
152     /* Identification cannot be overwritten: */
153     (*reg_ptr) &= FE_D7_IDENT;
154     (*reg_ptr) |= (idata & ~FE_D7_IDENT);
155     }
156     break;
157    
158     case FE_BMPR16:
159     /* EEPROM control */
160     if (writeflag == MEM_WRITE) {
161     if (idata & ~(FE_B16_DOUT | FE_B16_DIN |
162     FE_B16_SELECT | FE_B16_CLOCK)) {
163     fatal("mb8696x: UNIMPLEMENTED bits when "
164     "writing to FE_BMPR16: 0x%02x\n",
165     (int)idata);
166     exit(1);
167     }
168    
169     /* Dropped out of select state? */
170     if (!(idata & FE_B16_SELECT))
171     d->eeprom_state = EEPROM_STATE_NOTHING;
172    
173     /* Switching to select state? */
174     if (!((*reg_ptr) & FE_B16_SELECT) &&
175     idata & FE_B16_SELECT)
176     d->eeprom_state = EEPROM_STATE_READY;
177    
178     /* Bit clock? */
179     if (!((*reg_ptr) & FE_B16_CLOCK) &&
180     idata & FE_B16_CLOCK) {
181     int bit = d->reg[FE_BMPR17] & FE_B17_DATA? 1:0;
182     switch (d->eeprom_state) {
183     case EEPROM_STATE_READY:
184     d->eeprom_state = EEPROM_STATE_COMMAND;
185     d->eeprom_bit_count = 0;
186     break;
187     case EEPROM_STATE_COMMAND:
188     d->eeprom_bit_count ++;
189     d->eeprom_command <<= 1;
190     d->eeprom_command |= bit;
191     if (d->eeprom_bit_count == 8) {
192     int addr = (d->eeprom_command
193     & 0x7f) << 1;
194     /* printf("COMMAND=%08x\n",
195     d->eeprom_command); */
196     if (!(d->eeprom_command&0x80)) {
197     fatal("WRITES to the "
198     "EEPROM are not yet"
199     " implemented.\n");
200     exit(1);
201     }
202     /* This is a read command. */
203     d->eeprom_bit_count = 0;
204     d->eeprom_state =
205     EEPROM_STATE_READ;
206     d->eeprom_data = d->eeprom[addr]
207     * 256 + d->eeprom[addr+1];
208     }
209     break;
210     case EEPROM_STATE_READ:
211     d->reg[FE_BMPR17] = 0;
212     if (d->eeprom_data & 0x8000)
213     d->reg[FE_BMPR17] = FE_B17_DATA;
214     d->eeprom_data <<= 1;
215     d->eeprom_bit_count ++;
216     if (d->eeprom_bit_count > 16)
217     fatal("[ WARNING: more than 16"
218     " bits of EEPROM data "
219     "read? ]\n");
220     break;
221     }
222     }
223    
224     (*reg_ptr) = idata;
225     }
226     break;
227    
228     case FE_BMPR17:
229     /* EEPROM data */
230     if (writeflag == MEM_WRITE) {
231     if (idata & ~FE_B17_DATA) {
232     fatal("mb8696x: UNIMPLEMENTED bits when "
233     "writing to FE_BMPR17: 0x%02x\n",
234     (int)idata);
235     exit(1);
236     }
237     (*reg_ptr) = idata;
238     }
239     break;
240    
241     default:
242     {
243     char *bank = "";
244     if ((d->reg[FE_DLCR7] & FE_D7_RBS) == FE_D7_RBS_MAR)
245     bank = " (bank MAR)";
246     if ((d->reg[FE_DLCR7] & FE_D7_RBS) == FE_D7_RBS_BMPR)
247     bank = " (bank BMPR)";
248     if (writeflag == MEM_READ) {
249     fatal("[ mb8696x: read from UNIMPLEMENTED reg "
250     "%i%s ]\n", (int)relative_addr, bank);
251     } else {
252     fatal("[ mb8696x: write to UNIMPLEMENTED reg "
253     "%i%s: 0x%02x ]\n", (int)relative_addr,
254     bank, (int)idata);
255     }
256    
257     #ifdef MB8696X_DEBUG
258     exit(1);
259     #endif
260     }
261     }
262    
263     if (writeflag == MEM_READ)
264     memory_writemax64(cpu, data, len, odata);
265    
266     return 1;
267     }
268    
269    
270     DEVINIT(mb8696x)
271     {
272     struct machine *machine = devinit->machine;
273     struct mb8696x_data *d = malloc(sizeof(struct mb8696x_data));
274     if (d == NULL) {
275     fprintf(stderr, "out of memory\n");
276     exit(1);
277     }
278     memset(d, 0, sizeof(struct mb8696x_data));
279     d->addr_mult = devinit->addr_mult;
280    
281     memory_device_register(machine->memory, devinit->name, devinit->addr,
282     MB8696X_NREGS * d->addr_mult, dev_mb8696x_access, d,
283     DM_DEFAULT, NULL);
284    
285     /* NetBSD/dreamcast expects ident = 86967. */
286     d->reg[FE_DLCR7] = FE_D7_IDENT_86967;
287    
288     /*
289     * Generate the MAC address, both in the first 6 bytes of the
290     * EEPROM, and in DLCR8..13:
291     */
292     net_generate_unique_mac(machine, &d->eeprom[0]);
293     memcpy(&d->reg[FE_DLCR8], &d->eeprom[0], 6);
294    
295     return 1;
296     }
297    

  ViewVC Help
Powered by ViewVC 1.1.26