1 |
dpavlin |
4 |
/* |
2 |
|
|
* Copyright (C) 2003-2005 Anders Gavare. All rights reserved. |
3 |
|
|
* |
4 |
|
|
* Redistribution and use in source and binary forms, with or without |
5 |
|
|
* modification, are permitted provided that the following conditions are met: |
6 |
|
|
* |
7 |
|
|
* 1. Redistributions of source code must retain the above copyright |
8 |
|
|
* notice, this list of conditions and the following disclaimer. |
9 |
|
|
* 2. Redistributions in binary form must reproduce the above copyright |
10 |
|
|
* notice, this list of conditions and the following disclaimer in the |
11 |
|
|
* documentation and/or other materials provided with the distribution. |
12 |
|
|
* 3. The name of the author may not be used to endorse or promote products |
13 |
|
|
* derived from this software without specific prior written permission. |
14 |
|
|
* |
15 |
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND |
16 |
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
17 |
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
18 |
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE |
19 |
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
20 |
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS |
21 |
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) |
22 |
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT |
23 |
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY |
24 |
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF |
25 |
|
|
* SUCH DAMAGE. |
26 |
|
|
* |
27 |
|
|
* |
28 |
dpavlin |
20 |
* $Id: dev_gt.c,v 1.35 2005/11/21 09:17:26 debug Exp $ |
29 |
dpavlin |
4 |
* |
30 |
dpavlin |
10 |
* Galileo Technology GT-64xxx PCI controller. |
31 |
dpavlin |
4 |
* |
32 |
dpavlin |
10 |
* GT-64011 Used in Cobalt machines. |
33 |
|
|
* GT-64120 Used in evbmips machines (Malta). |
34 |
|
|
* |
35 |
dpavlin |
12 |
* TODO: This more or less just a dummy device, so far. It happens to work |
36 |
|
|
* with NetBSD/cobalt and /evbmips, and in some cases it might happen |
37 |
|
|
* to work with Linux as well, but don't rely on it for anything else. |
38 |
dpavlin |
4 |
*/ |
39 |
|
|
|
40 |
|
|
#include <stdio.h> |
41 |
|
|
#include <stdlib.h> |
42 |
|
|
#include <string.h> |
43 |
|
|
|
44 |
|
|
#include "bus_pci.h" |
45 |
|
|
#include "cpu.h" |
46 |
|
|
#include "devices.h" |
47 |
|
|
#include "machine.h" |
48 |
|
|
#include "memory.h" |
49 |
|
|
#include "misc.h" |
50 |
|
|
|
51 |
|
|
|
52 |
dpavlin |
12 |
#define TICK_SHIFT 14 |
53 |
dpavlin |
4 |
|
54 |
dpavlin |
12 |
/* #define debug fatal */ |
55 |
|
|
|
56 |
dpavlin |
20 |
#define PCI_PRODUCT_GALILEO_GT64011 0x4146 /* GT-64011 */ |
57 |
|
|
#define PCI_PRODUCT_GALILEO_GT64120 0x4620 /* GT-64120 */ |
58 |
dpavlin |
4 |
|
59 |
|
|
struct gt_data { |
60 |
|
|
int irqnr; |
61 |
|
|
int pciirq; |
62 |
dpavlin |
10 |
int type; |
63 |
dpavlin |
4 |
|
64 |
|
|
struct pci_data *pci_data; |
65 |
|
|
}; |
66 |
|
|
|
67 |
|
|
|
68 |
|
|
/* |
69 |
|
|
* dev_gt_tick(): |
70 |
|
|
*/ |
71 |
|
|
void dev_gt_tick(struct cpu *cpu, void *extra) |
72 |
|
|
{ |
73 |
|
|
struct gt_data *gt_data = extra; |
74 |
|
|
|
75 |
|
|
cpu_interrupt(cpu, gt_data->irqnr); |
76 |
|
|
} |
77 |
|
|
|
78 |
|
|
|
79 |
|
|
/* |
80 |
|
|
* dev_gt_access(): |
81 |
|
|
*/ |
82 |
|
|
int dev_gt_access(struct cpu *cpu, struct memory *mem, uint64_t relative_addr, |
83 |
|
|
unsigned char *data, size_t len, int writeflag, void *extra) |
84 |
|
|
{ |
85 |
|
|
uint64_t idata = 0, odata = 0; |
86 |
dpavlin |
20 |
int i; |
87 |
dpavlin |
4 |
struct gt_data *d = extra; |
88 |
|
|
|
89 |
dpavlin |
18 |
if (writeflag == MEM_WRITE) |
90 |
|
|
idata = memory_readmax64(cpu, data, len); |
91 |
dpavlin |
4 |
|
92 |
|
|
switch (relative_addr) { |
93 |
dpavlin |
12 |
|
94 |
|
|
case 0x48: |
95 |
|
|
switch (d->type) { |
96 |
|
|
case PCI_PRODUCT_GALILEO_GT64120: |
97 |
|
|
/* |
98 |
|
|
* This is needed for Linux on Malta, according |
99 |
|
|
* to Alec Voropay. (TODO: Remove this hack when |
100 |
|
|
* things have stabilized.) |
101 |
|
|
*/ |
102 |
|
|
if (writeflag == MEM_READ) { |
103 |
|
|
odata = 0x18000000 >> 21; |
104 |
|
|
debug("[ gt: read from 0x48: 0x%08x ]\n", |
105 |
|
|
(int)odata); |
106 |
|
|
} |
107 |
|
|
break; |
108 |
|
|
default: |
109 |
|
|
fatal("[ gt: access to 0x48? (type %i) ]\n", d->type); |
110 |
|
|
} |
111 |
|
|
break; |
112 |
|
|
|
113 |
dpavlin |
4 |
case 0xc18: |
114 |
|
|
if (writeflag == MEM_WRITE) { |
115 |
dpavlin |
12 |
debug("[ gt: write to 0xc18: 0x%08x ]\n", (int)idata); |
116 |
dpavlin |
4 |
return 1; |
117 |
|
|
} else { |
118 |
|
|
odata = 0xffffffffULL; |
119 |
dpavlin |
20 |
/* |
120 |
|
|
* ??? interrupt something... |
121 |
|
|
* |
122 |
|
|
* TODO: Remove this hack when things have stabilized. |
123 |
|
|
*/ |
124 |
|
|
odata = 0x00000100; |
125 |
|
|
/* netbsd/cobalt cobalt/machdep.c:cpu_intr() */ |
126 |
dpavlin |
4 |
|
127 |
dpavlin |
20 |
cpu_interrupt_ack(cpu, d->irqnr); |
128 |
dpavlin |
4 |
|
129 |
dpavlin |
12 |
debug("[ gt: read from 0xc18 (0x%08x) ]\n", (int)odata); |
130 |
dpavlin |
4 |
} |
131 |
|
|
break; |
132 |
dpavlin |
12 |
|
133 |
|
|
case 0xc34: /* GT_PCI0_INTR_ACK */ |
134 |
dpavlin |
20 |
odata = cpu->machine->isa_pic_data.last_int; |
135 |
|
|
cpu_interrupt_ack(cpu, 8 + odata); |
136 |
dpavlin |
12 |
break; |
137 |
|
|
|
138 |
dpavlin |
4 |
case 0xcf8: /* PCI ADDR */ |
139 |
|
|
case 0xcfc: /* PCI DATA */ |
140 |
|
|
if (writeflag == MEM_WRITE) { |
141 |
|
|
bus_pci_access(cpu, mem, relative_addr, &idata, |
142 |
dpavlin |
20 |
len, writeflag, d->pci_data); |
143 |
dpavlin |
4 |
} else { |
144 |
|
|
bus_pci_access(cpu, mem, relative_addr, &odata, |
145 |
dpavlin |
20 |
len, writeflag, d->pci_data); |
146 |
dpavlin |
4 |
} |
147 |
|
|
break; |
148 |
|
|
default: |
149 |
dpavlin |
20 |
if (writeflag == MEM_READ) { |
150 |
dpavlin |
12 |
debug("[ gt: read from addr 0x%x ]\n", |
151 |
dpavlin |
4 |
(int)relative_addr); |
152 |
|
|
} else { |
153 |
dpavlin |
12 |
debug("[ gt: write to addr 0x%x:", (int)relative_addr); |
154 |
dpavlin |
4 |
for (i=0; i<len; i++) |
155 |
|
|
debug(" %02x", data[i]); |
156 |
|
|
debug(" ]\n"); |
157 |
|
|
} |
158 |
|
|
} |
159 |
|
|
|
160 |
|
|
if (writeflag == MEM_READ) |
161 |
|
|
memory_writemax64(cpu, data, len, odata); |
162 |
|
|
|
163 |
|
|
return 1; |
164 |
|
|
} |
165 |
|
|
|
166 |
|
|
|
167 |
|
|
/* |
168 |
|
|
* dev_gt_init(): |
169 |
|
|
* |
170 |
|
|
* Initialize a GT device. Return a pointer to the pci_data used, so that |
171 |
|
|
* the caller may add PCI devices. First, however, we add the GT device |
172 |
|
|
* itself. |
173 |
|
|
*/ |
174 |
|
|
struct pci_data *dev_gt_init(struct machine *machine, struct memory *mem, |
175 |
dpavlin |
10 |
uint64_t baseaddr, int irq_nr, int pciirq, int type) |
176 |
dpavlin |
4 |
{ |
177 |
|
|
struct gt_data *d; |
178 |
dpavlin |
20 |
uint64_t pci_portbase = 0, pci_membase = 0; |
179 |
|
|
uint64_t isa_portbase = 0, isa_membase = 0; |
180 |
|
|
int isa_irqbase = 0, pci_irqbase = 0; |
181 |
|
|
uint64_t pci_io_offset = 0, pci_mem_offset = 0; |
182 |
dpavlin |
4 |
|
183 |
|
|
d = malloc(sizeof(struct gt_data)); |
184 |
|
|
if (d == NULL) { |
185 |
|
|
fprintf(stderr, "out of memory\n"); |
186 |
|
|
exit(1); |
187 |
|
|
} |
188 |
|
|
memset(d, 0, sizeof(struct gt_data)); |
189 |
|
|
d->irqnr = irq_nr; |
190 |
|
|
d->pciirq = pciirq; |
191 |
|
|
|
192 |
dpavlin |
10 |
switch (type) { |
193 |
|
|
case 11: |
194 |
dpavlin |
20 |
/* Cobalt: */ |
195 |
dpavlin |
10 |
d->type = PCI_PRODUCT_GALILEO_GT64011; |
196 |
dpavlin |
20 |
pci_io_offset = 0; |
197 |
|
|
pci_mem_offset = 0; |
198 |
|
|
pci_portbase = 0x10000000ULL; |
199 |
|
|
pci_membase = 0x10100000ULL; |
200 |
|
|
pci_irqbase = 0; |
201 |
|
|
isa_portbase = 0x10000000ULL; |
202 |
|
|
isa_membase = 0x10100000ULL; |
203 |
|
|
isa_irqbase = 8; |
204 |
dpavlin |
10 |
break; |
205 |
|
|
case 120: |
206 |
dpavlin |
20 |
/* EVBMIPS (Malta): */ |
207 |
dpavlin |
10 |
d->type = PCI_PRODUCT_GALILEO_GT64120; |
208 |
dpavlin |
20 |
pci_io_offset = 0; |
209 |
|
|
pci_mem_offset = 0; |
210 |
|
|
pci_portbase = 0x18000000ULL; |
211 |
|
|
pci_membase = 0x10000000ULL; |
212 |
|
|
pci_irqbase = 8; |
213 |
|
|
isa_portbase = 0x18000000ULL; |
214 |
|
|
isa_membase = 0x10000000ULL; |
215 |
|
|
isa_irqbase = 8; |
216 |
dpavlin |
10 |
break; |
217 |
|
|
default:fatal("dev_gt_init(): type must be 11 or 120.\n"); |
218 |
|
|
exit(1); |
219 |
|
|
} |
220 |
|
|
|
221 |
dpavlin |
20 |
d->pci_data = bus_pci_init( |
222 |
|
|
pciirq, pci_io_offset, pci_mem_offset, |
223 |
|
|
pci_portbase, pci_membase, pci_irqbase, |
224 |
|
|
isa_portbase, isa_membase, isa_irqbase); |
225 |
|
|
|
226 |
dpavlin |
4 |
/* |
227 |
|
|
* According to NetBSD/cobalt: |
228 |
|
|
* pchb0 at pci0 dev 0 function 0: Galileo GT-64011 |
229 |
|
|
* System Controller, rev 1 |
230 |
|
|
*/ |
231 |
dpavlin |
20 |
bus_pci_add(machine, d->pci_data, mem, 0, 0, 0, |
232 |
|
|
d->type == PCI_PRODUCT_GALILEO_GT64011? "gt64011" : "gt64120"); |
233 |
dpavlin |
4 |
|
234 |
|
|
memory_device_register(mem, "gt", baseaddr, DEV_GT_LENGTH, |
235 |
dpavlin |
20 |
dev_gt_access, d, DM_DEFAULT, NULL); |
236 |
dpavlin |
12 |
machine_add_tickfunction(machine, dev_gt_tick, d, TICK_SHIFT); |
237 |
dpavlin |
4 |
|
238 |
|
|
return d->pci_data; |
239 |
|
|
} |
240 |
|
|
|