1 |
/* |
/* |
2 |
* Copyright (C) 2003-2005 Anders Gavare. All rights reserved. |
* Copyright (C) 2003-2006 Anders Gavare. All rights reserved. |
3 |
* |
* |
4 |
* Redistribution and use in source and binary forms, with or without |
* Redistribution and use in source and binary forms, with or without |
5 |
* modification, are permitted provided that the following conditions are met: |
* modification, are permitted provided that the following conditions are met: |
25 |
* SUCH DAMAGE. |
* SUCH DAMAGE. |
26 |
* |
* |
27 |
* |
* |
28 |
* $Id: dev_asc.c,v 1.71 2005/05/15 01:55:50 debug Exp $ |
* $Id: dev_asc.c,v 1.80 2006/03/04 12:38:47 debug Exp $ |
29 |
* |
* |
30 |
* 'asc' SCSI controller for some DECstation/DECsystem models, and |
* 'asc' SCSI controller for some DECstation/DECsystem models and PICA-61. |
|
* for PICA-61. |
|
31 |
* |
* |
32 |
* Supposed to support SCSI-1 and SCSI-2. I've not yet found any docs |
* Supposed to support SCSI-1 and SCSI-2. I've not yet found any docs |
33 |
* on NCR53C9X, so I'll try to implement this device from LSI53CF92A docs |
* on NCR53C9X, so I'll try to implement this device from LSI53CF92A docs |
49 |
* TODO: This module needs a clean-up, and some testing to see that |
* TODO: This module needs a clean-up, and some testing to see that |
50 |
* it works will all OSes that might use it (NetBSD, OpenBSD, |
* it works will all OSes that might use it (NetBSD, OpenBSD, |
51 |
* Ultrix, Linux, Mach, OSF/1, Sprite, ...) |
* Ultrix, Linux, Mach, OSF/1, Sprite, ...) |
52 |
|
* |
53 |
|
* Running Linux/DECstation 2.4.26 with no scsi disks attached causes |
54 |
|
* a warning message to be printed by Linux. (Whether this is a bug, |
55 |
|
* is is the way it works on real hardware, I don't know.) |
56 |
*/ |
*/ |
57 |
|
|
58 |
#include <stdio.h> |
#include <stdio.h> |
74 |
/* #define ASC_FULL_REGISTER_ACCESS_DEBUG */ |
/* #define ASC_FULL_REGISTER_ACCESS_DEBUG */ |
75 |
/* static int quiet_mode = 0; */ |
/* static int quiet_mode = 0; */ |
76 |
|
|
77 |
|
#define ASC_TICK_SHIFT 15 |
78 |
|
|
79 |
extern int quiet_mode; |
extern int quiet_mode; |
80 |
|
|
81 |
|
|
95 |
/* The controller's SCSI id: */ |
/* The controller's SCSI id: */ |
96 |
#define ASC_SCSI_ID 7 |
#define ASC_SCSI_ID 7 |
97 |
|
|
98 |
|
#define ASC_DMA_SIZE (128*1024) |
99 |
|
|
100 |
struct asc_data { |
struct asc_data { |
101 |
int mode; |
int mode; |
102 |
|
|
125 |
|
|
126 |
/* Built-in DMA memory (for DECstation 5000/200): */ |
/* Built-in DMA memory (for DECstation 5000/200): */ |
127 |
uint32_t dma_address_reg; |
uint32_t dma_address_reg; |
128 |
unsigned char dma_address_reg_memory[4096]; |
unsigned char *dma_address_reg_memory; |
129 |
/* NOTE: full page, for bintrans */ |
unsigned char *dma; |
|
unsigned char dma[128 * 1024]; |
|
130 |
|
|
131 |
void *dma_controller_data; |
void *dma_controller_data; |
132 |
size_t (*dma_controller)(void *dma_controller_data, |
size_t (*dma_controller)(void *dma_controller_data, |
312 |
fatal("no incoming DMA data?\n"); |
fatal("no incoming DMA data?\n"); |
313 |
res = 0; |
res = 0; |
314 |
} else { |
} else { |
315 |
int len = d->xferp->data_in_len; |
size_t len = d->xferp->data_in_len; |
316 |
int len2 = d->reg_wo[NCR_TCL] + |
size_t len2 = d->reg_wo[NCR_TCL] + |
317 |
d->reg_wo[NCR_TCM] * 256; |
d->reg_wo[NCR_TCM] * 256; |
318 |
if (len2 == 0) |
if (len2 == 0) |
319 |
len2 = 65536; |
len2 = 65536; |
325 |
|
|
326 |
/* TODO: check len2 in a similar way? */ |
/* TODO: check len2 in a similar way? */ |
327 |
if (len + (d->dma_address_reg & |
if (len + (d->dma_address_reg & |
328 |
((sizeof(d->dma)-1))) > sizeof(d->dma)) |
(ASC_DMA_SIZE-1)) > ASC_DMA_SIZE) |
329 |
len = sizeof(d->dma) - |
len = ASC_DMA_SIZE - |
330 |
(d->dma_address_reg & |
(d->dma_address_reg & |
331 |
((sizeof(d->dma)-1))); |
(ASC_DMA_SIZE-1)); |
332 |
|
|
333 |
if (len2 > len) { |
if (len2 > len) { |
334 |
memset(d->dma + (d->dma_address_reg & |
memset(d->dma + (d->dma_address_reg & |
335 |
((sizeof(d->dma)-1))), 0, len2); |
(ASC_DMA_SIZE-1)), 0, len2); |
336 |
len2 = len; |
len2 = len; |
337 |
} |
} |
338 |
|
|
358 |
len2, 1); |
len2, 1); |
359 |
else |
else |
360 |
memcpy(d->dma + (d->dma_address_reg & |
memcpy(d->dma + (d->dma_address_reg & |
361 |
((sizeof(d->dma)-1))), |
(ASC_DMA_SIZE-1)), |
362 |
d->xferp->data_in, len2); |
d->xferp->data_in, len2); |
363 |
|
|
364 |
if (d->xferp->data_in_len > len2) { |
if (d->xferp->data_in_len > len2) { |
445 |
else |
else |
446 |
memcpy(d->xferp->data_out, |
memcpy(d->xferp->data_out, |
447 |
d->dma + (d->dma_address_reg & |
d->dma + (d->dma_address_reg & |
448 |
((sizeof(d->dma)-1))), len2); |
(ASC_DMA_SIZE-1)), len2); |
449 |
d->xferp->data_out_offset = len2; |
d->xferp->data_out_offset = len2; |
450 |
} else { |
} else { |
451 |
/* Continuing a multi-transfer: */ |
/* Continuing a multi-transfer: */ |
459 |
memcpy(d->xferp->data_out + |
memcpy(d->xferp->data_out + |
460 |
d->xferp->data_out_offset, |
d->xferp->data_out_offset, |
461 |
d->dma + (d->dma_address_reg & |
d->dma + (d->dma_address_reg & |
462 |
((sizeof(d->dma)-1))), len2); |
(ASC_DMA_SIZE-1)), len2); |
463 |
d->xferp->data_out_offset += len2; |
d->xferp->data_out_offset += len2; |
464 |
} |
} |
465 |
|
|
711 |
|
|
712 |
for (i=0; i<len; i++) { |
for (i=0; i<len; i++) { |
713 |
int ofs = d->dma_address_reg + i; |
int ofs = d->dma_address_reg + i; |
714 |
ch = d->dma[ofs & (sizeof(d->dma)-1)]; |
ch = d->dma[ofs & (ASC_DMA_SIZE-1)]; |
715 |
d->xferp->cmd[i] = ch; |
d->xferp->cmd[i] = ch; |
716 |
if (!quiet_mode) |
if (!quiet_mode) |
717 |
debug("%02x ", ch); |
debug("%02x ", ch); |
754 |
/* |
/* |
755 |
* dev_asc_address_reg_access(): |
* dev_asc_address_reg_access(): |
756 |
*/ |
*/ |
757 |
int dev_asc_address_reg_access(struct cpu *cpu, struct memory *mem, |
DEVICE_ACCESS(asc_address_reg) |
|
uint64_t relative_addr, unsigned char *data, size_t len, |
|
|
int writeflag, void *extra) |
|
758 |
{ |
{ |
759 |
struct asc_data *d = extra; |
struct asc_data *d = extra; |
760 |
|
|
774 |
/* |
/* |
775 |
* dev_asc_dma_access(): |
* dev_asc_dma_access(): |
776 |
*/ |
*/ |
777 |
int dev_asc_dma_access(struct cpu *cpu, struct memory *mem, |
DEVICE_ACCESS(asc_dma) |
|
uint64_t relative_addr, unsigned char *data, size_t len, |
|
|
int writeflag, void *extra) |
|
778 |
{ |
{ |
779 |
struct asc_data *d = extra; |
struct asc_data *d = extra; |
780 |
|
|
815 |
/* |
/* |
816 |
* dev_asc_access(): |
* dev_asc_access(): |
817 |
*/ |
*/ |
818 |
int dev_asc_access(struct cpu *cpu, struct memory *mem, |
DEVICE_ACCESS(asc) |
|
uint64_t relative_addr, unsigned char *data, size_t len, |
|
|
int writeflag, void *extra) |
|
819 |
{ |
{ |
820 |
int regnr; |
int regnr; |
821 |
struct asc_data *d = extra; |
struct asc_data *d = extra; |
823 |
int n_messagebytes = 0; |
int n_messagebytes = 0; |
824 |
uint64_t idata = 0, odata = 0; |
uint64_t idata = 0, odata = 0; |
825 |
|
|
826 |
|
if (writeflag == MEM_WRITE) |
827 |
idata = memory_readmax64(cpu, data, len); |
idata = memory_readmax64(cpu, data, len); |
828 |
|
|
829 |
#if 0 |
#if 0 |
830 |
/* Debug stuff useful when trying to make dev_asc compatible |
/* Debug stuff useful when trying to make dev_asc compatible |
1261 |
|
|
1262 |
d->reg_ro[NCR_CFG3] = NCRF9XCFG3_CDB; |
d->reg_ro[NCR_CFG3] = NCRF9XCFG3_CDB; |
1263 |
|
|
1264 |
|
d->dma_address_reg_memory = malloc(machine->arch_pagesize); |
1265 |
|
d->dma = malloc(ASC_DMA_SIZE); |
1266 |
|
if (d->dma == NULL || d->dma_address_reg_memory == NULL) { |
1267 |
|
fprintf(stderr, "out of memory\n"); |
1268 |
|
exit(1); |
1269 |
|
} |
1270 |
|
memset(d->dma_address_reg_memory, 0, machine->arch_pagesize); |
1271 |
|
memset(d->dma, 0, ASC_DMA_SIZE); |
1272 |
|
|
1273 |
d->dma_controller = dma_controller; |
d->dma_controller = dma_controller; |
1274 |
d->dma_controller_data = dma_controller_data; |
d->dma_controller_data = dma_controller_data; |
1275 |
|
|
1276 |
memory_device_register(mem, "asc", baseaddr, |
memory_device_register(mem, "asc", baseaddr, |
1277 |
mode == DEV_ASC_PICA? |
mode == DEV_ASC_PICA? DEV_ASC_PICA_LENGTH : DEV_ASC_DEC_LENGTH, |
1278 |
DEV_ASC_PICA_LENGTH : DEV_ASC_DEC_LENGTH, |
dev_asc_access, d, DM_DEFAULT, NULL); |
|
dev_asc_access, d, MEM_DEFAULT, NULL); |
|
1279 |
|
|
1280 |
if (mode == DEV_ASC_DEC) { |
if (mode == DEV_ASC_DEC) { |
1281 |
memory_device_register(mem, "asc_dma_address_reg", |
memory_device_register(mem, "asc_dma_address_reg", |
1282 |
baseaddr + 0x40000, 4096, dev_asc_address_reg_access, d, |
baseaddr + 0x40000, 4096, dev_asc_address_reg_access, d, |
1283 |
MEM_BINTRANS_OK | MEM_BINTRANS_WRITE_OK, |
DM_DYNTRANS_OK | DM_DYNTRANS_WRITE_OK, |
1284 |
d->dma_address_reg_memory); |
(unsigned char *)&d->dma_address_reg_memory[0]); |
1285 |
memory_device_register(mem, "asc_dma", baseaddr + 0x80000, |
memory_device_register(mem, "asc_dma", baseaddr + 0x80000, |
1286 |
128*1024, dev_asc_dma_access, d, |
ASC_DMA_SIZE, dev_asc_dma_access, d, |
1287 |
MEM_BINTRANS_OK | MEM_BINTRANS_WRITE_OK, d->dma); |
DM_DYNTRANS_OK | DM_DYNTRANS_WRITE_OK, d->dma); |
1288 |
} |
} |
1289 |
|
|
1290 |
machine_add_tickfunction(machine, dev_asc_tick, d, 15); |
machine_add_tickfunction(machine, dev_asc_tick, d, ASC_TICK_SHIFT, 0.0); |
1291 |
} |
} |
1292 |
|
|