/[gxemul]/trunk/src/devices/dev_ahc.c
This is repository of my old source code which isn't updated any more. Go to git.rot13.org for current projects!
ViewVC logotype

Annotation of /trunk/src/devices/dev_ahc.c

Parent Directory Parent Directory | Revision Log Revision Log


Revision 42 - (hide annotations)
Mon Oct 8 16:22:32 2007 UTC (13 years, 3 months ago) by dpavlin
File MIME type: text/plain
File size: 5293 byte(s)
++ trunk/HISTORY	(local)
$Id: HISTORY,v 1.1613 2007/06/15 20:11:26 debug Exp $
20070501	Continuing a little on m88k disassembly (control registers,
		more instructions).
		Adding a dummy mvme88k machine mode.
20070502	Re-adding MIPS load/store alignment exceptions.
20070503	Implementing more of the M88K disassembly code.
20070504	Adding disassembly of some more M88K load/store instructions.
		Implementing some relatively simple M88K instructions (br.n,
		xor[.u] imm, and[.u] imm).
20070505	Implementing M88K three-register and, or, xor, and jmp[.n],
		bsr[.n] including function call trace stuff.
		Applying a patch from Bruce M. Simpson which implements the
		SYSCON_BOARD_CPU_CLOCK_FREQ_ID object of the syscon call in
		the yamon PROM emulation.
20070506	Implementing M88K bb0[.n] and bb1[.n], and skeletons for
		ldcr and stcr (although no control regs are implemented yet).
20070509	Found and fixed the bug which caused Linux for QEMU_MIPS to
		stop working in 0.4.5.1: It was a faulty change to the MIPS
		'sc' and 'scd' instructions I made while going through gcc -W
		warnings on 20070428.
20070510	Updating the Linux/QEMU_MIPS section in guestoses.html to
		use mips-test-0.2.tar.gz instead of 0.1.
		A big thank you to Miod Vallat for sending me M88K manuals.
		Implementing more M88K instructions (addu, subu, div[u], mulu,
		ext[u], clr, set, cmp).
20070511	Fixing bugs in the M88K "and" and "and.u" instructions (found
		by comparing against the manual).
		Implementing more M88K instructions (mask[.u], mak, bcnd (auto-
		generated)) and some more control register details.
		Cleanup: Removing the experimental AVR emulation mode and
		corresponding devices; AVR emulation wasn't really meaningful.
		Implementing autogeneration of most M88K loads/stores. The
		rectangle drawing demo (with -O0) for M88K runs :-)
		Beginning on M88K exception handling.
		More M88K instructions: tb0, tb1, rte, sub, jsr[.n].
		Adding some skeleton MVME PROM ("BUG") emulation.
20070512	Fixing a bug in the M88K cmp instruction.
		Adding the M88K lda (scaled register) instruction.
		Fixing bugs in 64-bit (32-bit pairs) M88K loads/stores.
		Removing the unused tick_hz stuff from the machine struct.
		Implementing the M88K xmem instruction. OpenBSD/mvme88k gets
		far enough to display the Copyright banner :-)
		Implementing subu.co (guess), addu.co, addu.ci, ff0, and ff1.
		Adding a dev_mvme187, for MVME187-specific devices/registers.
		OpenBSD/mvme88k prints more boot messages. :)
20070515	Continuing on MVME187 emulation (adding more devices, beginning
		on the CMMUs, etc).
		Adding the M88K and.c, xor.c, and or.c instructions, and making
		sure that mul, div, etc cause exceptions if executed when SFD1
		is disabled.
20070517	Continuing on M88K and MVME187 emulation in general; moving
		the CMMU registers to the CPU struct, separating dev_pcc2 from
		dev_mvme187, and beginning on memory_m88k.c (BATC and PATC).
		Fixing a bug in 64-bit (32-bit pairs) M88K fast stores.
		Implementing the clock part of dev_mk48txx.
		Implementing the M88K fstcr and xcr instructions.
		Implementing m88k_cpu_tlbdump().
		Beginning on the implementation of a separate address space
		for M88K .usr loads/stores.
20070520	Removing the non-working (skeleton) Sandpoint, SonyNEWS, SHARK
		Dnard, and Zaurus machine modes.
		Experimenting with dyntrans to_be_translated read-ahead. It
		seems to give a very small performance increase for MIPS
		emulation, but a large performance degradation for SuperH. Hm.
20070522	Disabling correct SuperH ITLB emulation; it does not seem to be
		necessary in order to let SH4 guest OSes run, and it slows down
		userspace code.
		Implementing "samepage" branches for SuperH emulation, and some
		other minor speed hacks.
20070525	Continuing on M88K memory-related stuff: exceptions, memory
		transaction register contents, etc.
		Implementing the M88K subu.ci instruction.
		Removing the non-working (skeleton) Iyonix machine mode.
		OpenBSD/mvme88k reaches userland :-), starts executing
		/sbin/init's instructions, and issues a few syscalls, before
		crashing.
20070526	Fixing bugs in dev_mk48txx, so that OpenBSD/mvme88k detects
		the correct time-of-day.
		Implementing a generic IRQ controller for the test machines
		(dev_irqc), similar to a proposed patch from Petr Stepan.
		Experimenting some more with translation read-ahead.
		Adding an "expect" script for automated OpenBSD/landisk
		install regression/performance tests.
20070527	Adding a dummy mmEye (SH3) machine mode skeleton.
		FINALLY found the strange M88K bug I have been hunting: I had
		not emulated the SNIP value for exceptions occurring in
		branch delay slots correctly.
		Implementing correct exceptions for 64-bit M88K loads/stores.
		Address to symbol lookups are now disabled when M88K is
		running in usermode (because usermode addresses don't have
		anything to do with supervisor addresses).
20070531	Removing the mmEye machine mode skeleton.
20070604	Some minor code cleanup.
20070605	Moving src/useremul.c into a subdir (src/useremul/), and
		cleaning up some more legacy constructs.
		Adding -Wstrict-aliasing and -fstrict-aliasing detection to
		the configure script.
20070606	Adding a check for broken GCC on Solaris to the configure
		script. (GCC 3.4.3 on Solaris cannot handle static variables
		which are initialized to 0 or NULL. :-/)
		Removing the old (non-working) ARC emulation modes: NEC RD94,
		R94, R96, and R98, and the last traces of Olivetti M700 and
		Deskstation Tyne.
		Removing the non-working skeleton WDSC device (dev_wdsc).
20070607	Thinking about how to use the host's cc + ld at runtime to
		generate native code. (See experiments/native_cc_ld_test.i
		for an example.)
20070608	Adding a program counter sampling timer, which could be useful
		for native code generation experiments.
		The KN02_CSR_NRMMOD bit in the DECstation 5000/200 (KN02) CSR
		should always be set, to allow a 5000/200 PROM to boot.
20070609	Moving out breakpoint details from the machine struct into
		a helper struct, and removing the limit on max nr of
		breakpoints.
20070610	Moving out tick functions into a helper struct as well (which
		also gets rid of the max limit).
20070612	FINALLY figured out why Debian/DECstation stopped working when
		translation read-ahead was enabled: in src/memory_rw.c, the
		call to invalidate_code_translation was made also if the
		memory access was an instruction load (if the page was mapped
		as writable); it shouldn't be called in that case.
20070613	Implementing some more MIPS32/64 revision 2 instructions: di,
		ei, ext, dext, dextm, dextu, and ins.
20070614	Implementing an instruction combination for the NetBSD/arm
		idle loop (making the host not use any cpu if NetBSD/arm
		inside the emulator is not using any cpu).
		Increasing the nr of ARM VPH entries from 128 to 384.
20070615	Removing the ENABLE_arch stuff from the configure script, so
		that all included architectures are included in both release
		and development builds.
		Moving memory related helper functions from misc.c to memory.c.
		Adding preliminary instructions for netbooting NetBSD/pmppc to
		guestoses.html; it doesn't work yet, there are weird timeouts.
		Beginning a total rewrite of the userland emulation modes
		(removing all emulation modes, beginning from scratch with
		NetBSD/MIPS and FreeBSD/Alpha only).
20070616	After fixing a bug in the DEC21143 NIC (the TDSTAT_OWN bit was
		only cleared for the last segment when transmitting, not all
		segments), NetBSD/pmppc boots with root-on-nfs without the
		timeouts. Updating guestoses.html.
		Removing the skeleton PSP (Playstation Portable) mode.
		Moving X11-related stuff in the machine struct into a helper
		struct.
		Cleanup of out-of-memory checks, to use a new CHECK_ALLOCATION
		macro (which prints a meaningful error message).
		Adding a COMMENT to each machine and device (for automagic
		.index comment generation).
		Doing regression testing for the next release.

==============  RELEASE 0.4.6  ==============


1 dpavlin 20 /*
2 dpavlin 34 * Copyright (C) 2004-2007 Anders Gavare. All rights reserved.
3 dpavlin 20 *
4     * Redistribution and use in source and binary forms, with or without
5     * modification, are permitted provided that the following conditions are met:
6     *
7     * 1. Redistributions of source code must retain the above copyright
8     * notice, this list of conditions and the following disclaimer.
9     * 2. Redistributions in binary form must reproduce the above copyright
10     * notice, this list of conditions and the following disclaimer in the
11     * documentation and/or other materials provided with the distribution.
12     * 3. The name of the author may not be used to endorse or promote products
13     * derived from this software without specific prior written permission.
14     *
15     * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
16     * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
17     * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
18     * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
19     * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
20     * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
21     * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
22     * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
23     * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
24     * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
25     * SUCH DAMAGE.
26     *
27     *
28 dpavlin 42 * $Id: dev_ahc.c,v 1.8 2007/06/15 18:44:18 debug Exp $
29 dpavlin 20 *
30 dpavlin 42 * COMMENT: Adaptec AHC SCSI controller
31 dpavlin 20 *
32     * NetBSD should say something like this, on SGI-IP32:
33     * ahc0 at pci0 dev 1 function 0
34     * ahc0: interrupting at crime irq 0
35     * ahc0: aic7880 Wide Channel A, SCSI Id=7, 16/255 SCBs
36     * ahc0: Host Adapter Bios disabled. Using default SCSI device parameters
37     *
38     * TODO: This more or less just a dummy device, so far.
39     */
40    
41     #include <stdio.h>
42     #include <stdlib.h>
43     #include <string.h>
44    
45     #include "cpu.h"
46     #include "device.h"
47     #include "machine.h"
48     #include "memory.h"
49     #include "misc.h"
50    
51     #include "aic7xxx_reg.h"
52    
53    
54     /* #define AHC_DEBUG
55     #define debug fatal */
56    
57    
58     #define DEV_AHC_LENGTH 0x100
59    
60     struct ahc_data {
61     unsigned char reg[DEV_AHC_LENGTH];
62     };
63    
64    
65 dpavlin 22 DEVICE_ACCESS(ahc)
66 dpavlin 20 {
67     struct ahc_data *d = extra;
68     uint64_t idata, odata = 0;
69     int ok = 0;
70     char *name = NULL;
71    
72     idata = memory_readmax64(cpu, data, len);
73    
74     /* YUCK! SGI uses reversed order inside 32-bit words: */
75     if (cpu->byte_order == EMUL_BIG_ENDIAN)
76     relative_addr = (relative_addr & ~0x3)
77     | (3 - (relative_addr & 3));
78    
79     relative_addr %= DEV_AHC_LENGTH;
80    
81     if (len != 1)
82     fatal("[ ahc: ERROR! Unimplemented len %i ]\n", len);
83    
84     if (writeflag == MEM_READ)
85     odata = d->reg[relative_addr];
86    
87     switch (relative_addr) {
88    
89     case SCSIID:
90     if (writeflag == MEM_READ) {
91     ok = 1; name = "SCSIID";
92     odata = 0;
93     } else {
94     fatal("[ ahc: write to SCSIOFFSET, data = 0x"
95     "%02x: TODO ]\n", (int)idata);
96     }
97     break;
98    
99     case KERNEL_QINPOS:
100     if (writeflag == MEM_WRITE) {
101    
102     /* TODO */
103    
104     d->reg[INTSTAT] |= SEQINT;
105     }
106     break;
107    
108     case SEECTL:
109     ok = 1; name = "SEECTL";
110     if (writeflag == MEM_WRITE)
111     d->reg[relative_addr] = idata;
112     odata |= SEERDY;
113     break;
114    
115     case SCSICONF:
116     ok = 1; name = "SCSICONF";
117     if (writeflag == MEM_READ) {
118     odata = 0;
119     } else {
120     fatal("[ ahc: write to SCSICONF, data = 0x%02x:"
121     " TODO ]\n", (int)idata);
122     }
123     break;
124    
125     case SEQRAM:
126     case SEQADDR0:
127     case SEQADDR1:
128     /* TODO: This is just a dummy. */
129     break;
130    
131     case HCNTRL:
132     ok = 1; name = "HCNTRL";
133     if (writeflag == MEM_WRITE)
134     d->reg[relative_addr] = idata;
135     break;
136    
137     case INTSTAT:
138     ok = 1; name = "INTSTAT";
139     if (writeflag == MEM_WRITE)
140     fatal("[ ahc: write to INTSTAT? data = 0x%02x ]\n",
141     (int)idata);
142     break;
143    
144     case CLRINT:
145     if (writeflag == MEM_READ) {
146     ok = 1; name = "ERROR";
147     /* TODO */
148     } else {
149     ok = 1; name = "CLRINT";
150     if (idata & ~0xf)
151     fatal("[ ahc: write to CLRINT: 0x%02x "
152     "(TODO) ]\n", (int)idata);
153     /* Clear the lowest 4 bits of intstat: */
154     d->reg[INTSTAT] &= ~(idata & 0xf);
155     }
156     break;
157    
158     default:
159     if (writeflag == MEM_WRITE)
160     fatal("[ ahc: UNIMPLEMENTED write to address 0x%x, "
161     "data=0x%02x ]\n", (int)relative_addr, (int)idata);
162     else
163     fatal("[ ahc: UNIMPLEMENTED read from address 0x%x ]\n",
164     (int)relative_addr);
165     }
166    
167     #ifdef AHC_DEBUG
168     if (ok) {
169     if (name == NULL) {
170     if (writeflag == MEM_WRITE)
171     debug("[ ahc: write to address 0x%x: 0x"
172     "%02x ]\n", (int)relative_addr, (int)idata);
173     else
174     debug("[ ahc: read from address 0x%x: 0x"
175     "%02x ]\n", (int)relative_addr, (int)odata);
176     } else {
177     if (writeflag == MEM_WRITE)
178     debug("[ ahc: write to %s: 0x%02x ]\n",
179     name, (int)idata);
180     else
181     debug("[ ahc: read from %s: 0x%02x ]\n",
182     name, (int)odata);
183     }
184     }
185     #endif
186    
187     if (writeflag == MEM_READ)
188     memory_writemax64(cpu, data, len, odata);
189    
190     return 1;
191     }
192    
193    
194 dpavlin 22 DEVINIT(ahc)
195 dpavlin 20 {
196 dpavlin 42 struct ahc_data *d;
197    
198     CHECK_ALLOCATION(d = malloc(sizeof(struct ahc_data)));
199 dpavlin 20 memset(d, 0, sizeof(struct ahc_data));
200    
201     memory_device_register(devinit->machine->memory, devinit->name,
202     devinit->addr, DEV_AHC_LENGTH, dev_ahc_access, d,
203     DM_DEFAULT, NULL);
204    
205     return 1;
206     }
207    

  ViewVC Help
Powered by ViewVC 1.1.26