/[gxemul]/trunk/src/cpus/memory_mips_v2p.c
This is repository of my old source code which isn't updated any more. Go to git.rot13.org for current projects!
ViewVC logotype

Diff of /trunk/src/cpus/memory_mips_v2p.c

Parent Directory Parent Directory | Revision Log Revision Log | View Patch Patch

revision 21 by dpavlin, Mon Oct 8 16:19:23 2007 UTC revision 22 by dpavlin, Mon Oct 8 16:19:37 2007 UTC
# Line 25  Line 25 
25   *  SUCH DAMAGE.   *  SUCH DAMAGE.
26   *   *
27   *   *
28   *  $Id: memory_mips_v2p.c,v 1.2 2005/11/11 13:23:16 debug Exp $   *  $Id: memory_mips_v2p.c,v 1.3 2005/12/26 12:32:10 debug Exp $
29   *   *
30   *  Included from memory.c.   *  Included from memory.c.
31   */   */
# Line 280  bugs are triggered.  */ Line 280  bugs are triggered.  */
280    
281          if (use_tlb) {          if (use_tlb) {
282  #ifndef V2P_MMU3K  #ifndef V2P_MMU3K
283                  int odd = 0, cached_lo1 = 0;                  int odd = 0;
284                    uint64_t cached_lo1 = 0;
285  #endif  #endif
286                  int g_bit, v_bit, d_bit;                  int g_bit, v_bit, d_bit;
287                  uint64_t cached_hi, cached_lo0;                  uint64_t cached_hi, cached_lo0;
Legend:
Removed from v.21  
changed lines
  Added in v.22
  ViewVC Help
Powered by ViewVC 1.1.26