/[gxemul]/trunk/src/cpus/generate_tail.c
This is repository of my old source code which isn't updated any more. Go to git.rot13.org for current projects!
ViewVC logotype

Annotation of /trunk/src/cpus/generate_tail.c

Parent Directory Parent Directory | Revision Log Revision Log


Revision 22 - (hide annotations)
Mon Oct 8 16:19:37 2007 UTC (13 years, 3 months ago) by dpavlin
File MIME type: text/plain
File size: 7374 byte(s)
++ trunk/HISTORY	(local)
$Id: HISTORY,v 1.1121 2006/02/18 21:03:08 debug Exp $
20051126	Cobalt and PReP now work with the 21143 NIC.
		Continuing on Alpha dyntrans things.
		Fixing some more left-shift-by-24 to unsigned.
20051127	Working on OpenFirmware emulation; major cleanup/redesign.
		Progress on MacPPC emulation: NetBSD detects two CPUs (when
		running with -n 2), framebuffer output (for text) works.
		Adding quick-hack Bandit PCI controller and "gc" interrupt
		controller for MacPPC.
20051128	Changing from a Bandit to a Uni-North controller for macppc.
		Continuing on OpenFirmware and MacPPC emulation in general
		(obio controller, and wdc attached to the obio seems to work).
20051129	More work on MacPPC emulation (adding a dummy ADB controller).
		Continuing the PCI bus cleanup (endianness and tag composition)
		and rewriting all PCI controllers' access functions.
20051130	Various minor PPC dyntrans optimizations.
		Manually inlining some parts of the framebuffer redraw routine.
		Slowly beginning the conversion of the old MIPS emulation into
		dyntrans (but this will take quite some time to get right).
		Generalizing quick_pc_to_pointers.
20051201	Documentation update (David Muse has made available a kernel
		which simplifies Debian/DECstation installation).
		Continuing on the ADB bus controller.
20051202	Beginning a rewrite of the Zilog serial controller (dev_zs).
20051203	Continuing on the zs rewrite (now called dev_z8530); conversion
		to devinit style.
		Reworking some of the input-only vs output-only vs input-output
		details of src/console.c, better warning messages, and adding
		a debug dump.
		Removing the concept of "device state"; it wasn't really used.
		Changing some debug output (-vv should now be used to show all
		details about devices and busses; not shown during normal
		startup anymore).
		Beginning on some SPARC instruction disassembly support.
20051204	Minor PPC updates (WALNUT skeleton stuff).
		Continuing on the MIPS dyntrans rewrite.
		More progress on the ADB controller (a keyboard is "detected"
		by NetBSD and OpenBSD).
		Downgrading OpenBSD/arc as a guest OS from "working" to
		"almost working" in the documentation.
		Progress on Algor emulation ("v3" PCI controller).
20051205	Minor updates.
20051207	Sorting devices according to address; this reduces complexity
		of device lookups from O(n) to O(log n) in memory_rw (but no
		real performance increase (yet) in experiments).
20051210	Beginning the work on native dyntrans backends (by making a
		simple skeleton; so far only for Alpha hosts).
20051211	Some very minor SPARC updates.
20051215	Fixing a bug in the MIPS mul (note: not mult) instruction,
		so it also works with non-64-bit emulation. (Thanks to Alec
		Voropay for noticing the problem.)
20051216	More work on the fake/empty/simple/skeleton/whatever backend;
		performance doesn't increase, so this isn't really worth it,
		but it was probably worth it to prepare for a real backend
		later.
20051219	More instr call statistics gathering and analysis stuff.
20051220	Another fix for MIPS 'mul'. Also converting mul and {d,}cl{o,z}
		to dyntrans.
		memory_ppc.c syntax error fix (noticed by Peter Valchev).
		Beginning to move out machines from src/machine.c into
		individual files in src/machines (in a way similar to the
		autodev system for devices).
20051222	Updating the documentation regarding NetBSD/pmax 3.0.
20051223	- " - NetBSD/cats 3.0.
20051225	- " - NetBSD/hpcmips 3.0.
20051226	Continuing on the machine registry redesign.
		Adding support for ARM rrx (33-bit rotate).
		Fixing some signed/unsigned issues (exposed by gcc -W).
20051227	Fixing the bug which prevented a NetBSD/prep 3.0 install kernel
		from starting (triggered when an mtmsr was the last instruction
		on a page). Unfortunately not enough to get the kernel to run
		as well as the 2.1 kernels did.
20051230	Some dyntrans refactoring.
20051231	Continuing on the machine registry redesign.
20060101-10	Continuing... moving more machines. Moving MD interrupt stuff
		from machine.c into a new src/machines/interrupts.c.
20060114	Adding various mvmeppc machine skeletons.
20060115	Continuing on mvme* stuff. NetBSD/mvmeppc prints boot messages
		(for MVME1600) and reaches the root device prompt, but no
		specific hardware devices are emulated yet.
20060116	Minor updates to the mvme1600 emulation mode; the Eagle PCI bus
		seems to work without much modification, and a 21143 can be
		detected, interrupts might work (but untested so far).
		Adding a fake MK48Txx (mkclock) device, for NetBSD/mvmeppc.
20060121	Adding an aux control register for ARM. (A BIG thank you to
		Olivier Houchard for tracking down this bug.)
20060122	Adding more ARM instructions (smulXY), and dev_iq80321_7seg.
20060124	Adding disassembly of more ARM instructions (mia*, mra/mar),
		and some semi-bogus XScale and i80321 registers.
20060201-02	Various minor updates. Moving the last machines out of
		machine.c.
20060204	Adding a -c command line option, for running debugger commands
		before the simulation starts, but after all files have been
		loaded.
		Minor iq80321-related updates.
20060209	Minor hacks (DEVINIT macro, etc).
		Preparing for the generalization of the 64-bit dyntrans address
		translation subsystem.
20060216	Adding ARM ldrd (double-register load).
20060217	Continuing on various ARM-related stuff.
20060218	More progress on the ATA/wdc emulation for NetBSD/iq80321.
		NetBSD/evbarm can now be installed :-)  Updating the docs, etc.
		Continuing on Algor emulation.

==============  RELEASE 0.3.8  ==============


1 dpavlin 14 /*
2     * Copyright (C) 2005 Anders Gavare. All rights reserved.
3     *
4     * Redistribution and use in source and binary forms, with or without
5     * modification, are permitted provided that the following conditions are met:
6     *
7     * 1. Redistributions of source code must retain the above copyright
8     * notice, this list of conditions and the following disclaimer.
9     * 2. Redistributions in binary form must reproduce the above copyright
10     * notice, this list of conditions and the following disclaimer in the
11     * documentation and/or other materials provided with the distribution.
12     * 3. The name of the author may not be used to endorse or promote products
13     * derived from this software without specific prior written permission.
14     *
15     * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
16     * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
17     * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
18     * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
19     * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
20     * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
21     * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
22     * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
23     * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
24     * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
25     * SUCH DAMAGE.
26     *
27     *
28 dpavlin 22 * $Id: generate_tail.c,v 1.8 2005/12/26 12:32:10 debug Exp $
29 dpavlin 14 */
30    
31     #include <stdio.h>
32     #include <stdlib.h>
33    
34    
35     char *uppercase(char *l)
36     {
37     static char staticbuf[1000];
38 dpavlin 22 size_t i = 0;
39 dpavlin 14
40     while (*l && i < sizeof(staticbuf)) {
41     char u = *l++;
42     if (u >= 'a' && u <= 'z')
43     u -= 32;
44     staticbuf[i++] = u;
45     }
46     if (i == sizeof(staticbuf))
47     i--;
48     staticbuf[i] = 0;
49     return staticbuf;
50     }
51    
52    
53     int main(int argc, char *argv[])
54     {
55     char *a, *b;
56    
57     if (argc != 3) {
58     fprintf(stderr, "usage: %s arch Arch\n", argv[0]);
59     fprintf(stderr, "Example: %s alpha Alpha\n", argv[0]);
60     fprintf(stderr, " or: %s arm ARM\n", argv[0]);
61     exit(1);
62     }
63    
64     a = argv[1];
65     b = argv[2];
66    
67     printf("\n/*\n * AUTOMATICALLY GENERATED! Do not edit.\n */\n\n");
68    
69     printf("#ifdef DYNTRANS_32\n");
70     printf("#define MODE32\n");
71     printf("#endif\n");
72    
73     printf("#define DYNTRANS_FUNCTION_TRACE "
74     "%s_cpu_functioncall_trace\n", a);
75     printf("#include \"cpu_dyntrans.c\"\n");
76     printf("#undef DYNTRANS_FUNCTION_TRACE\n\n");
77    
78     printf("#define DYNTRANS_TC_ALLOCATE_DEFAULT_PAGE "
79     "%s_tc_allocate_default_page\n", a);
80     printf("#include \"cpu_dyntrans.c\"\n");
81     printf("#undef DYNTRANS_TC_ALLOCATE_DEFAULT_PAGE\n\n");
82    
83     printf("#define DYNTRANS_INVAL_ENTRY\n");
84     printf("#include \"cpu_dyntrans.c\"\n");
85     printf("#undef DYNTRANS_INVAL_ENTRY\n\n");
86    
87 dpavlin 18 printf("#define DYNTRANS_INVALIDATE_TC "
88     "%s_invalidate_translation_caches\n", a);
89 dpavlin 14 printf("#include \"cpu_dyntrans.c\"\n");
90 dpavlin 18 printf("#undef DYNTRANS_INVALIDATE_TC\n\n");
91 dpavlin 14
92     printf("#define DYNTRANS_INVALIDATE_TC_CODE "
93     "%s_invalidate_code_translation\n", a);
94     printf("#include \"cpu_dyntrans.c\"\n");
95     printf("#undef DYNTRANS_INVALIDATE_TC_CODE\n\n");
96    
97     printf("#define DYNTRANS_UPDATE_TRANSLATION_TABLE "
98     "%s_update_translation_table\n", a);
99     printf("#include \"cpu_dyntrans.c\"\n");
100     printf("#undef DYNTRANS_UPDATE_TRANSLATION_TABLE\n\n");
101    
102     printf("#define MEMORY_RW %s_memory_rw\n", a);
103     printf("#define MEM_%s\n", uppercase(a));
104     printf("#include \"../memory_rw.c\"\n");
105     printf("#undef MEM_%s\n", uppercase(a));
106     printf("#undef MEMORY_RW\n\n");
107    
108     printf("#define DYNTRANS_PC_TO_POINTERS_FUNC %s_pc_to_pointers\n", a);
109     printf("#define DYNTRANS_PC_TO_POINTERS_GENERIC "
110     "%s_pc_to_pointers_generic\n", a);
111     printf("#include \"cpu_dyntrans.c\"\n");
112     printf("#undef DYNTRANS_PC_TO_POINTERS_FUNC\n\n");
113     printf("#undef DYNTRANS_PC_TO_POINTERS_GENERIC\n\n");
114    
115    
116     printf("#define COMBINE_INSTRUCTIONS %s_combine_instructions\n", a);
117     printf("#ifndef DYNTRANS_32\n");
118     printf("#define reg(x) (*((uint64_t *)(x)))\n");
119     printf("#define MODE_uint_t uint64_t\n");
120     printf("#define MODE_int_t int64_t\n");
121     printf("#else\n");
122     printf("#define reg(x) (*((uint32_t *)(x)))\n");
123     printf("#define MODE_uint_t uint32_t\n");
124     printf("#define MODE_int_t int32_t\n");
125     printf("#endif\n");
126 dpavlin 22 printf("#define COMBINE(n) %s_combine_ ## n\n", a);
127     printf("#include \"quick_pc_to_pointers.h\"\n");
128 dpavlin 14 printf("#include \"cpu_%s_instr.c\"\n\n", a);
129    
130    
131     printf("#ifdef DYNTRANS_DUALMODE_32\n");
132     printf("#undef COMBINE_INSTRUCTIONS\n");
133     printf("#define COMBINE_INSTRUCTIONS %s32_combine_instructions\n", a);
134     printf("#undef X\n#undef instr\n#undef reg\n"
135     "#define X(n) void %s32_instr_ ## n(struct cpu *cpu, \\\n"
136     "\tstruct %s_instr_call *ic)\n", a, a);
137     printf("#define instr(n) %s32_instr_ ## n\n", a);
138     printf("#ifdef HOST_LITTLE_ENDIAN\n");
139     printf("#define reg(x) ( *((uint32_t *)(x)) )\n");
140     printf("#else\n");
141     printf("#define reg(x) ( *((uint32_t *)(x)+1) )\n");
142     printf("#endif\n");
143     printf("#define MODE32\n");
144     printf("#undef MODE_uint_t\n#undef MODE_int_t\n");
145     printf("#define MODE_uint_t uint32_t\n");
146     printf("#define MODE_int_t int32_t\n");
147    
148     printf("#define DYNTRANS_INVAL_ENTRY\n");
149     printf("#undef DYNTRANS_INVALIDATE_TLB_ENTRY\n"
150     "#define DYNTRANS_INVALIDATE_TLB_ENTRY "
151     "%s32_invalidate_tlb_entry\n", a);
152     printf("#include \"cpu_dyntrans.c\"\n");
153     printf("#undef DYNTRANS_INVAL_ENTRY\n\n");
154 dpavlin 18 printf("#define DYNTRANS_INVALIDATE_TC "
155     "%s32_invalidate_translation_caches\n", a);
156 dpavlin 14 printf("#include \"cpu_dyntrans.c\"\n");
157 dpavlin 18 printf("#undef DYNTRANS_INVALIDATE_TC\n\n");
158 dpavlin 14 printf("#define DYNTRANS_INVALIDATE_TC_CODE "
159     "%s32_invalidate_code_translation\n", a);
160     printf("#include \"cpu_dyntrans.c\"\n");
161     printf("#undef DYNTRANS_INVALIDATE_TC_CODE\n\n");
162     printf("#define DYNTRANS_UPDATE_TRANSLATION_TABLE "
163     "%s32_update_translation_table\n", a);
164     printf("#include \"cpu_dyntrans.c\"\n");
165     printf("#undef DYNTRANS_UPDATE_TRANSLATION_TABLE\n\n");
166     printf("#define DYNTRANS_PC_TO_POINTERS_FUNC %s32_pc_to_pointers\n", a);
167     printf("#define DYNTRANS_PC_TO_POINTERS_GENERIC "
168     "%s32_pc_to_pointers_generic\n", a);
169     printf("#undef DYNTRANS_PC_TO_POINTERS\n"
170     "#define DYNTRANS_PC_TO_POINTERS %s32_pc_to_pointers\n", a);
171     printf("#include \"cpu_dyntrans.c\"\n");
172     printf("#undef DYNTRANS_PC_TO_POINTERS_FUNC\n\n");
173     printf("#undef DYNTRANS_PC_TO_POINTERS_GENERIC\n\n");
174 dpavlin 22 printf("#undef COMBINE\n");
175     printf("#define COMBINE(n) %s32_combine_ ## n\n", a);
176     printf("#include \"quick_pc_to_pointers.h\"\n");
177 dpavlin 14 printf("#include \"cpu_%s_instr.c\"\n", a);
178    
179     printf("\n#undef DYNTRANS_PC_TO_POINTERS\n"
180     "#define DYNTRANS_PC_TO_POINTERS %s_pc_to_pointers\n"
181     "#define DYNTRANS_PC_TO_POINTERS32 %s32_pc_to_pointers\n\n", a, a);
182    
183     printf("#endif /* DYNTRANS_DUALMODE_32 */\n\n\n");
184    
185    
186     printf("#define DYNTRANS_CPU_RUN_INSTR %s_cpu_run_instr\n", a);
187     printf("#include \"cpu_dyntrans.c\"\n");
188     printf("#undef DYNTRANS_CPU_RUN_INSTR\n\n");
189    
190     printf("#define CPU_RUN %s_cpu_run\n", a);
191     printf("#define CPU_RINSTR %s_cpu_run_instr\n", a);
192     printf("#define CPU_RUN_%s\n", uppercase(a));
193     printf("#include \"cpu_run.c\"\n");
194     printf("#undef CPU_RINSTR\n");
195     printf("#undef CPU_RUN_%s\n", uppercase(a));
196     printf("#undef CPU_RUN\n\n");
197    
198     printf("CPU_FAMILY_INIT(%s,\"%s\")\n\n", a, b);
199    
200     return 0;
201     }
202    

  ViewVC Help
Powered by ViewVC 1.1.26