/[gxemul]/trunk/src/cpus/generate_tail.c
This is repository of my old source code which isn't updated any more. Go to git.rot13.org for current projects!
ViewVC logotype

Annotation of /trunk/src/cpus/generate_tail.c

Parent Directory Parent Directory | Revision Log Revision Log

Revision 18 - (hide annotations)
Mon Oct 8 16:19:11 2007 UTC (16 years, 6 months ago) by dpavlin
File MIME type: text/plain
File size: 7134 byte(s) 
++ trunk/HISTORY	(local)
$Id: HISTORY,v 1.1004 2005/10/27 14:01:10 debug Exp $
20051011        Passing -A as the default boot arg for CATS (works fine with
                OpenBSD/cats).
20051012	Fixing the VGA cursor offset bug, and speeding up framebuffer
		redraws if character cells contain the same thing as during
		the last redraw.
20051013	Adding a slow strd ARM instruction hack.
20051017	Minor updates: Adding a dummy i80321 Verde controller (for
		XScale emulation), fixing the disassembly of the ARM "ldrd"
		instruction, adding "support" for less-than-4KB pages for ARM
		(by not adding them to translation tables).
20051020	Continuing on some HPCarm stuff. A NetBSD/hpcarm kernel prints
		some boot messages on an emulated Jornada 720.
		Making dev_ram work better with dyntrans (speeds up some things
		quite a bit).
20051021	Automatically generating some of the most common ARM load/store
		multiple instructions.
20051022	Better statistics gathering for the ARM load/store multiple.
		Various other dyntrans and device updates.
20051023	Various minor updates.
20051024	Continuing; minor device and dyntrans fine-tuning. Adding the
		first "reasonable" instruction combination hacks for ARM (the
		cores of NetBSD/cats' memset and memcpy).
20051025	Fixing a dyntrans-related bug in dev_vga. Also changing the
		dyntrans low/high access notification to only be updated on
		writes, not reads. Hopefully it will be enough. (dev_vga in
		charcell mode now seems to work correctly with both reads and
		writes.)
		Experimenting with gathering dyntrans statistics (which parts
		of emulated RAM that are actually executed), and adding
		instruction combination hacks for cache cleaning and a part of
		NetBSD's scanc() function.
20051026	Adding a bitmap for ARM emulation which indicates if a page is
		(specifically) user accessible; loads and stores with the t-
		flag set can now use the translation arrays, which results in
		a measurable speedup.
20051027	Dyntrans updates; adding an extra bitmap array for 32-bit
		emulation modes, speeding up the check whether a physical page
		has any code translations or not (O(n) -> O(1)). Doing a
		similar reduction of O(n) to O(1) by avoiding the scan through
		the translation entries on a translation update (32-bit mode
		only).
		Various other minor hacks.
20051029	Quick release, without any testing at all.

==============  RELEASE 0.3.6.2  ==============
1 dpavlin 14 /*
2     * Copyright (C) 2005 Anders Gavare. All rights reserved.
3     *
4     * Redistribution and use in source and binary forms, with or without
5     * modification, are permitted provided that the following conditions are met:
6     *
7     * 1. Redistributions of source code must retain the above copyright
8     * notice, this list of conditions and the following disclaimer.
9     * 2. Redistributions in binary form must reproduce the above copyright
10     * notice, this list of conditions and the following disclaimer in the
11     * documentation and/or other materials provided with the distribution.
12     * 3. The name of the author may not be used to endorse or promote products
13     * derived from this software without specific prior written permission.
14     *
15     * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
16     * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
17     * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
18     * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
19     * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
20     * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
21     * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
22     * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
23     * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
24     * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
25     * SUCH DAMAGE.
26     *
27     *
28 dpavlin 18 * $Id: generate_tail.c,v 1.6 2005/10/22 17:24:21 debug Exp $
29 dpavlin 14 */
30    
31     #include <stdio.h>
32     #include <stdlib.h>
33    
34    
35     char *uppercase(char *l)
36     {
37     static char staticbuf[1000];
38     int i = 0;
39    
40     while (*l && i < sizeof(staticbuf)) {
41     char u = *l++;
42     if (u >= 'a' && u <= 'z')
43     u -= 32;
44     staticbuf[i++] = u;
45     }
46     if (i == sizeof(staticbuf))
47     i--;
48     staticbuf[i] = 0;
49     return staticbuf;
50     }
51    
52    
53     int main(int argc, char *argv[])
54     {
55     char *a, *b;
56    
57     if (argc != 3) {
58     fprintf(stderr, "usage: %s arch Arch\n", argv[0]);
59     fprintf(stderr, "Example: %s alpha Alpha\n", argv[0]);
60     fprintf(stderr, " or: %s arm ARM\n", argv[0]);
61     exit(1);
62     }
63    
64     a = argv[1];
65     b = argv[2];
66    
67     printf("\n/*\n * AUTOMATICALLY GENERATED! Do not edit.\n */\n\n");
68    
69     printf("#ifdef DYNTRANS_32\n");
70     printf("#define MODE32\n");
71     printf("#endif\n");
72    
73     printf("#define DYNTRANS_FUNCTION_TRACE "
74     "%s_cpu_functioncall_trace\n", a);
75     printf("#include \"cpu_dyntrans.c\"\n");
76     printf("#undef DYNTRANS_FUNCTION_TRACE\n\n");
77    
78     printf("#define DYNTRANS_TC_ALLOCATE_DEFAULT_PAGE "
79     "%s_tc_allocate_default_page\n", a);
80     printf("#include \"cpu_dyntrans.c\"\n");
81     printf("#undef DYNTRANS_TC_ALLOCATE_DEFAULT_PAGE\n\n");
82    
83     printf("#define DYNTRANS_INVAL_ENTRY\n");
84     printf("#include \"cpu_dyntrans.c\"\n");
85     printf("#undef DYNTRANS_INVAL_ENTRY\n\n");
86    
87 dpavlin 18 printf("#define DYNTRANS_INVALIDATE_TC "
88     "%s_invalidate_translation_caches\n", a);
89 dpavlin 14 printf("#include \"cpu_dyntrans.c\"\n");
90 dpavlin 18 printf("#undef DYNTRANS_INVALIDATE_TC\n\n");
91 dpavlin 14
92     printf("#define DYNTRANS_INVALIDATE_TC_CODE "
93     "%s_invalidate_code_translation\n", a);
94     printf("#include \"cpu_dyntrans.c\"\n");
95     printf("#undef DYNTRANS_INVALIDATE_TC_CODE\n\n");
96    
97     printf("#define DYNTRANS_UPDATE_TRANSLATION_TABLE "
98     "%s_update_translation_table\n", a);
99     printf("#include \"cpu_dyntrans.c\"\n");
100     printf("#undef DYNTRANS_UPDATE_TRANSLATION_TABLE\n\n");
101    
102     printf("#define MEMORY_RW %s_memory_rw\n", a);
103     printf("#define MEM_%s\n", uppercase(a));
104     printf("#include \"../memory_rw.c\"\n");
105     printf("#undef MEM_%s\n", uppercase(a));
106     printf("#undef MEMORY_RW\n\n");
107    
108     printf("#define DYNTRANS_PC_TO_POINTERS_FUNC %s_pc_to_pointers\n", a);
109     printf("#define DYNTRANS_PC_TO_POINTERS_GENERIC "
110     "%s_pc_to_pointers_generic\n", a);
111     printf("#include \"cpu_dyntrans.c\"\n");
112     printf("#undef DYNTRANS_PC_TO_POINTERS_FUNC\n\n");
113     printf("#undef DYNTRANS_PC_TO_POINTERS_GENERIC\n\n");
114    
115    
116     printf("#define COMBINE_INSTRUCTIONS %s_combine_instructions\n", a);
117     printf("#ifndef DYNTRANS_32\n");
118     printf("#define reg(x) (*((uint64_t *)(x)))\n");
119     printf("#define MODE_uint_t uint64_t\n");
120     printf("#define MODE_int_t int64_t\n");
121     printf("#else\n");
122     printf("#define reg(x) (*((uint32_t *)(x)))\n");
123     printf("#define MODE_uint_t uint32_t\n");
124     printf("#define MODE_int_t int32_t\n");
125     printf("#endif\n");
126     printf("#include \"cpu_%s_instr.c\"\n\n", a);
127    
128    
129     printf("#ifdef DYNTRANS_DUALMODE_32\n");
130     printf("#undef COMBINE_INSTRUCTIONS\n");
131     printf("#define COMBINE_INSTRUCTIONS %s32_combine_instructions\n", a);
132     printf("#undef X\n#undef instr\n#undef reg\n"
133     "#define X(n) void %s32_instr_ ## n(struct cpu *cpu, \\\n"
134     "\tstruct %s_instr_call *ic)\n", a, a);
135     printf("#define instr(n) %s32_instr_ ## n\n", a);
136     printf("#ifdef HOST_LITTLE_ENDIAN\n");
137     printf("#define reg(x) ( *((uint32_t *)(x)) )\n");
138     printf("#else\n");
139     printf("#define reg(x) ( *((uint32_t *)(x)+1) )\n");
140     printf("#endif\n");
141     printf("#define MODE32\n");
142     printf("#undef MODE_uint_t\n#undef MODE_int_t\n");
143     printf("#define MODE_uint_t uint32_t\n");
144     printf("#define MODE_int_t int32_t\n");
145    
146     printf("#define DYNTRANS_INVAL_ENTRY\n");
147     printf("#undef DYNTRANS_INVALIDATE_TLB_ENTRY\n"
148     "#define DYNTRANS_INVALIDATE_TLB_ENTRY "
149     "%s32_invalidate_tlb_entry\n", a);
150     printf("#include \"cpu_dyntrans.c\"\n");
151     printf("#undef DYNTRANS_INVAL_ENTRY\n\n");
152 dpavlin 18 printf("#define DYNTRANS_INVALIDATE_TC "
153     "%s32_invalidate_translation_caches\n", a);
154 dpavlin 14 printf("#include \"cpu_dyntrans.c\"\n");
155 dpavlin 18 printf("#undef DYNTRANS_INVALIDATE_TC\n\n");
156 dpavlin 14 printf("#define DYNTRANS_INVALIDATE_TC_CODE "
157     "%s32_invalidate_code_translation\n", a);
158     printf("#include \"cpu_dyntrans.c\"\n");
159     printf("#undef DYNTRANS_INVALIDATE_TC_CODE\n\n");
160     printf("#define DYNTRANS_UPDATE_TRANSLATION_TABLE "
161     "%s32_update_translation_table\n", a);
162     printf("#include \"cpu_dyntrans.c\"\n");
163     printf("#undef DYNTRANS_UPDATE_TRANSLATION_TABLE\n\n");
164     printf("#define DYNTRANS_PC_TO_POINTERS_FUNC %s32_pc_to_pointers\n", a);
165     printf("#define DYNTRANS_PC_TO_POINTERS_GENERIC "
166     "%s32_pc_to_pointers_generic\n", a);
167     printf("#undef DYNTRANS_PC_TO_POINTERS\n"
168     "#define DYNTRANS_PC_TO_POINTERS %s32_pc_to_pointers\n", a);
169     printf("#include \"cpu_dyntrans.c\"\n");
170     printf("#undef DYNTRANS_PC_TO_POINTERS_FUNC\n\n");
171     printf("#undef DYNTRANS_PC_TO_POINTERS_GENERIC\n\n");
172     printf("#include \"cpu_%s_instr.c\"\n", a);
173    
174     printf("\n#undef DYNTRANS_PC_TO_POINTERS\n"
175     "#define DYNTRANS_PC_TO_POINTERS %s_pc_to_pointers\n"
176     "#define DYNTRANS_PC_TO_POINTERS32 %s32_pc_to_pointers\n\n", a, a);
177    
178     printf("#endif /* DYNTRANS_DUALMODE_32 */\n\n\n");
179    
180    
181     printf("#define DYNTRANS_CPU_RUN_INSTR %s_cpu_run_instr\n", a);
182     printf("#include \"cpu_dyntrans.c\"\n");
183     printf("#undef DYNTRANS_CPU_RUN_INSTR\n\n");
184    
185     printf("#define CPU_RUN %s_cpu_run\n", a);
186     printf("#define CPU_RINSTR %s_cpu_run_instr\n", a);
187     printf("#define CPU_RUN_%s\n", uppercase(a));
188     printf("#include \"cpu_run.c\"\n");
189     printf("#undef CPU_RINSTR\n");
190     printf("#undef CPU_RUN_%s\n", uppercase(a));
191     printf("#undef CPU_RUN\n\n");
192    
193     printf("CPU_FAMILY_INIT(%s,\"%s\")\n\n", a, b);
194    
195     return 0;
196     }
197    
  ViewVC Help
Powered by ViewVC 1.1.26