1 |
dpavlin |
14 |
/* |
2 |
|
|
* Copyright (C) 2005 Anders Gavare. All rights reserved. |
3 |
|
|
* |
4 |
|
|
* Redistribution and use in source and binary forms, with or without |
5 |
|
|
* modification, are permitted provided that the following conditions are met: |
6 |
|
|
* |
7 |
|
|
* 1. Redistributions of source code must retain the above copyright |
8 |
|
|
* notice, this list of conditions and the following disclaimer. |
9 |
|
|
* 2. Redistributions in binary form must reproduce the above copyright |
10 |
|
|
* notice, this list of conditions and the following disclaimer in the |
11 |
|
|
* documentation and/or other materials provided with the distribution. |
12 |
|
|
* 3. The name of the author may not be used to endorse or promote products |
13 |
|
|
* derived from this software without specific prior written permission. |
14 |
|
|
* |
15 |
|
|
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND |
16 |
|
|
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
17 |
|
|
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
18 |
|
|
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE |
19 |
|
|
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
20 |
|
|
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS |
21 |
|
|
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) |
22 |
|
|
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT |
23 |
|
|
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY |
24 |
|
|
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF |
25 |
|
|
* SUCH DAMAGE. |
26 |
|
|
* |
27 |
|
|
* |
28 |
|
|
* $Id: cpu_ppc_instr_loadstore.c,v 1.1 2005/08/29 14:36:41 debug Exp $ |
29 |
|
|
* |
30 |
|
|
* POWER/PowerPC load/store instructions. |
31 |
|
|
* |
32 |
|
|
* |
33 |
|
|
* Load/store instructions have the following arguments: |
34 |
|
|
* |
35 |
|
|
* arg[0] = pointer to the register to load to or store from |
36 |
|
|
* arg[1] = pointer to the base register |
37 |
|
|
* |
38 |
|
|
* arg[2] = offset (as an int32_t) |
39 |
|
|
* (or, for Indexed load/stores: pointer to index register) |
40 |
|
|
*/ |
41 |
|
|
|
42 |
|
|
|
43 |
|
|
#ifndef LS_IGNOREOFS |
44 |
|
|
void LS_GENERIC_N(struct cpu *cpu, struct ppc_instr_call *ic) |
45 |
|
|
{ |
46 |
|
|
#ifdef MODE32 |
47 |
|
|
uint32_t addr = reg(ic->arg[1]) + |
48 |
|
|
#ifdef LS_INDEXED |
49 |
|
|
reg(ic->arg[2]); |
50 |
|
|
#else |
51 |
|
|
(int32_t)ic->arg[2]; |
52 |
|
|
#endif |
53 |
|
|
unsigned char data[LS_SIZE]; |
54 |
|
|
|
55 |
|
|
#ifndef LS_B |
56 |
|
|
if (addr & (LS_SIZE-1)) { |
57 |
|
|
fatal("PPC LOAD/STORE misalignment: TODO\n"); |
58 |
|
|
exit(1); |
59 |
|
|
} |
60 |
|
|
#endif |
61 |
|
|
|
62 |
|
|
#ifdef LS_LOAD |
63 |
|
|
if (!cpu->memory_rw(cpu, cpu->mem, addr, data, sizeof(data), |
64 |
|
|
MEM_READ, CACHE_DATA)) { |
65 |
|
|
fatal("load failed: TODO\n"); |
66 |
|
|
exit(1); |
67 |
|
|
} |
68 |
|
|
#ifdef LS_B |
69 |
|
|
reg(ic->arg[0]) = |
70 |
|
|
#ifndef LS_ZERO |
71 |
|
|
(int8_t) |
72 |
|
|
#endif |
73 |
|
|
data[0]; |
74 |
|
|
#endif |
75 |
|
|
#ifdef LS_H |
76 |
|
|
reg(ic->arg[0]) = |
77 |
|
|
#ifndef LS_ZERO |
78 |
|
|
(int16_t) |
79 |
|
|
#endif |
80 |
|
|
((data[0] << 8) + data[1]); |
81 |
|
|
#endif |
82 |
|
|
#ifdef LS_W |
83 |
|
|
reg(ic->arg[0]) = |
84 |
|
|
#ifndef LS_ZERO |
85 |
|
|
(int32_t) |
86 |
|
|
#endif |
87 |
|
|
((data[0] << 24) + (data[1] << 16) + |
88 |
|
|
(data[2] << 8) + data[3]); |
89 |
|
|
#endif |
90 |
|
|
#ifdef LS_D |
91 |
|
|
reg(ic->arg[0]) = |
92 |
|
|
((uint64_t)data[0] << 56) + |
93 |
|
|
((uint64_t)data[1] << 48) + |
94 |
|
|
((uint64_t)data[2] << 40) + |
95 |
|
|
((uint64_t)data[3] << 32) + |
96 |
|
|
(data[4] << 24) + (data[5] << 16) + (data[6] << 8) + data[7]; |
97 |
|
|
#endif |
98 |
|
|
|
99 |
|
|
#else /* store: */ |
100 |
|
|
|
101 |
|
|
#ifdef LS_B |
102 |
|
|
data[0] = reg(ic->arg[0]); |
103 |
|
|
#endif |
104 |
|
|
#ifdef LS_H |
105 |
|
|
data[0] = reg(ic->arg[0]) >> 8; |
106 |
|
|
data[1] = reg(ic->arg[0]); |
107 |
|
|
#endif |
108 |
|
|
#ifdef LS_W |
109 |
|
|
data[0] = reg(ic->arg[0]) >> 24; |
110 |
|
|
data[1] = reg(ic->arg[0]) >> 16; |
111 |
|
|
data[2] = reg(ic->arg[0]) >> 8; |
112 |
|
|
data[3] = reg(ic->arg[0]); |
113 |
|
|
#endif |
114 |
|
|
#ifdef LS_D |
115 |
|
|
data[0] = (uint64_t)reg(ic->arg[0]) >> 56; |
116 |
|
|
data[1] = (uint64_t)reg(ic->arg[0]) >> 48; |
117 |
|
|
data[2] = (uint64_t)reg(ic->arg[0]) >> 40; |
118 |
|
|
data[3] = (uint64_t)reg(ic->arg[0]) >> 32; |
119 |
|
|
data[4] = reg(ic->arg[0]) >> 24; |
120 |
|
|
data[5] = reg(ic->arg[0]) >> 16; |
121 |
|
|
data[6] = reg(ic->arg[0]) >> 8; |
122 |
|
|
data[7] = reg(ic->arg[0]); |
123 |
|
|
#endif |
124 |
|
|
if (!cpu->memory_rw(cpu, cpu->mem, addr, data, sizeof(data), |
125 |
|
|
MEM_WRITE, CACHE_DATA)) { |
126 |
|
|
fatal("store failed: TODO\n"); |
127 |
|
|
exit(1); |
128 |
|
|
} |
129 |
|
|
#endif |
130 |
|
|
|
131 |
|
|
#ifdef LS_UPDATE |
132 |
|
|
reg(ic->arg[1]) = addr; |
133 |
|
|
#endif |
134 |
|
|
#else /* !MODE32 */ |
135 |
|
|
fatal("TODO: mode64\n"); |
136 |
|
|
#endif /* !MODE32 */ |
137 |
|
|
} |
138 |
|
|
#endif |
139 |
|
|
|
140 |
|
|
|
141 |
|
|
void LS_N(struct cpu *cpu, struct ppc_instr_call *ic) |
142 |
|
|
{ |
143 |
|
|
#ifdef MODE32 |
144 |
|
|
uint32_t addr = reg(ic->arg[1]) |
145 |
|
|
#ifdef LS_INDEXED |
146 |
|
|
+ reg(ic->arg[2]) |
147 |
|
|
#else |
148 |
|
|
#ifndef LS_IGNOREOFS |
149 |
|
|
+ (int32_t)ic->arg[2] |
150 |
|
|
#endif |
151 |
|
|
#endif |
152 |
|
|
; |
153 |
|
|
|
154 |
|
|
unsigned char *page = cpu->cd.ppc. |
155 |
|
|
#ifdef LS_LOAD |
156 |
|
|
host_load |
157 |
|
|
#else |
158 |
|
|
host_store |
159 |
|
|
#endif |
160 |
|
|
[addr >> 12]; |
161 |
|
|
#ifdef LS_UPDATE |
162 |
|
|
uint32_t new_addr = addr; |
163 |
|
|
#endif |
164 |
|
|
|
165 |
|
|
#ifndef LS_B |
166 |
|
|
if (addr & (LS_SIZE-1)) { |
167 |
|
|
fatal("PPC LOAD/STORE misalignment: TODO\n"); |
168 |
|
|
exit(1); |
169 |
|
|
|
170 |
|
|
/* |
171 |
|
|
* TODO: |
172 |
|
|
* Removing the fatal() call above causes WEIRD BUGS with compaq's cc! :( |
173 |
|
|
*/ |
174 |
|
|
|
175 |
|
|
LS_GENERIC_N(cpu, ic); |
176 |
|
|
return; |
177 |
|
|
} |
178 |
|
|
#endif |
179 |
|
|
|
180 |
|
|
if (page == NULL) { |
181 |
|
|
LS_GENERIC_N(cpu, ic); |
182 |
|
|
return; |
183 |
|
|
} else { |
184 |
|
|
addr &= 4095; |
185 |
|
|
#ifdef LS_LOAD |
186 |
|
|
/* Load: */ |
187 |
|
|
#ifdef LS_B |
188 |
|
|
reg(ic->arg[0]) = |
189 |
|
|
#ifndef LS_ZERO |
190 |
|
|
(int8_t) |
191 |
|
|
#endif |
192 |
|
|
page[addr]; |
193 |
|
|
#endif /* LS_B */ |
194 |
|
|
#ifdef LS_H |
195 |
|
|
reg(ic->arg[0]) = |
196 |
|
|
#ifndef LS_ZERO |
197 |
|
|
(int16_t) |
198 |
|
|
#endif |
199 |
|
|
((page[addr] << 8) + page[addr+1]); |
200 |
|
|
#endif /* LS_H */ |
201 |
|
|
#ifdef LS_W |
202 |
|
|
reg(ic->arg[0]) = |
203 |
|
|
#ifndef LS_ZERO |
204 |
|
|
(int32_t) |
205 |
|
|
#endif |
206 |
|
|
((page[addr] << 24) + (page[addr+1] << 16) + |
207 |
|
|
(page[addr+2] << 8) + page[addr+3]); |
208 |
|
|
#endif /* LS_W */ |
209 |
|
|
#ifdef LS_D |
210 |
|
|
reg(ic->arg[0]) = |
211 |
|
|
((uint64_t)page[addr+0] << 56) + |
212 |
|
|
((uint64_t)page[addr+1] << 48) + |
213 |
|
|
((uint64_t)page[addr+2] << 40) + |
214 |
|
|
((uint64_t)page[addr+3] << 32) + |
215 |
|
|
(page[addr+4] << 24) + (page[addr+5] << 16) + |
216 |
|
|
(page[addr+6] << 8) + page[addr+7]; |
217 |
|
|
#endif /* LS_D */ |
218 |
|
|
|
219 |
|
|
#else /* !LS_LOAD */ |
220 |
|
|
|
221 |
|
|
/* Store: */ |
222 |
|
|
#ifdef LS_B |
223 |
|
|
page[addr] = reg(ic->arg[0]); |
224 |
|
|
#endif |
225 |
|
|
#ifdef LS_H |
226 |
|
|
page[addr] = reg(ic->arg[0]) >> 8; |
227 |
|
|
page[addr+1] = reg(ic->arg[0]); |
228 |
|
|
#endif |
229 |
|
|
#ifdef LS_W |
230 |
|
|
page[addr] = reg(ic->arg[0]) >> 24; |
231 |
|
|
page[addr+1] = reg(ic->arg[0]) >> 16; |
232 |
|
|
page[addr+2] = reg(ic->arg[0]) >> 8; |
233 |
|
|
page[addr+3] = reg(ic->arg[0]); |
234 |
|
|
#endif |
235 |
|
|
#ifdef LS_D |
236 |
|
|
page[addr] = (uint64_t)reg(ic->arg[0]) >> 56; |
237 |
|
|
page[addr+1] = (uint64_t)reg(ic->arg[0]) >> 48; |
238 |
|
|
page[addr+2] = (uint64_t)reg(ic->arg[0]) >> 40; |
239 |
|
|
page[addr+3] = (uint64_t)reg(ic->arg[0]) >> 32; |
240 |
|
|
page[addr+4] = reg(ic->arg[0]) >> 24; |
241 |
|
|
page[addr+5] = reg(ic->arg[0]) >> 16; |
242 |
|
|
page[addr+6] = reg(ic->arg[0]) >> 8; |
243 |
|
|
page[addr+7] = reg(ic->arg[0]); |
244 |
|
|
#endif |
245 |
|
|
#endif /* !LS_LOAD */ |
246 |
|
|
} |
247 |
|
|
|
248 |
|
|
#ifdef LS_UPDATE |
249 |
|
|
reg(ic->arg[1]) = new_addr; |
250 |
|
|
#endif |
251 |
|
|
|
252 |
|
|
#else /* !MODE32 */ |
253 |
|
|
fatal("ppc load/store mode64: TODO\n"); |
254 |
|
|
exit(1); |
255 |
|
|
#endif |
256 |
|
|
} |
257 |
|
|
|