/[gxemul]/trunk/src/cpus/cpu_m68k.c
This is repository of my old source code which isn't updated any more. Go to git.rot13.org for current projects!
ViewVC logotype

Contents of /trunk/src/cpus/cpu_m68k.c

Parent Directory Parent Directory | Revision Log Revision Log


Revision 18 - (show annotations)
Mon Oct 8 16:19:11 2007 UTC (13 years, 3 months ago) by dpavlin
File MIME type: text/plain
File size: 7757 byte(s)
++ trunk/HISTORY	(local)
$Id: HISTORY,v 1.1004 2005/10/27 14:01:10 debug Exp $
20051011        Passing -A as the default boot arg for CATS (works fine with
                OpenBSD/cats).
20051012	Fixing the VGA cursor offset bug, and speeding up framebuffer
		redraws if character cells contain the same thing as during
		the last redraw.
20051013	Adding a slow strd ARM instruction hack.
20051017	Minor updates: Adding a dummy i80321 Verde controller (for
		XScale emulation), fixing the disassembly of the ARM "ldrd"
		instruction, adding "support" for less-than-4KB pages for ARM
		(by not adding them to translation tables).
20051020	Continuing on some HPCarm stuff. A NetBSD/hpcarm kernel prints
		some boot messages on an emulated Jornada 720.
		Making dev_ram work better with dyntrans (speeds up some things
		quite a bit).
20051021	Automatically generating some of the most common ARM load/store
		multiple instructions.
20051022	Better statistics gathering for the ARM load/store multiple.
		Various other dyntrans and device updates.
20051023	Various minor updates.
20051024	Continuing; minor device and dyntrans fine-tuning. Adding the
		first "reasonable" instruction combination hacks for ARM (the
		cores of NetBSD/cats' memset and memcpy).
20051025	Fixing a dyntrans-related bug in dev_vga. Also changing the
		dyntrans low/high access notification to only be updated on
		writes, not reads. Hopefully it will be enough. (dev_vga in
		charcell mode now seems to work correctly with both reads and
		writes.)
		Experimenting with gathering dyntrans statistics (which parts
		of emulated RAM that are actually executed), and adding
		instruction combination hacks for cache cleaning and a part of
		NetBSD's scanc() function.
20051026	Adding a bitmap for ARM emulation which indicates if a page is
		(specifically) user accessible; loads and stores with the t-
		flag set can now use the translation arrays, which results in
		a measurable speedup.
20051027	Dyntrans updates; adding an extra bitmap array for 32-bit
		emulation modes, speeding up the check whether a physical page
		has any code translations or not (O(n) -> O(1)). Doing a
		similar reduction of O(n) to O(1) by avoiding the scan through
		the translation entries on a translation update (32-bit mode
		only).
		Various other minor hacks.
20051029	Quick release, without any testing at all.

==============  RELEASE 0.3.6.2  ==============


1 /*
2 * Copyright (C) 2005 Anders Gavare. All rights reserved.
3 *
4 * Redistribution and use in source and binary forms, with or without
5 * modification, are permitted provided that the following conditions are met:
6 *
7 * 1. Redistributions of source code must retain the above copyright
8 * notice, this list of conditions and the following disclaimer.
9 * 2. Redistributions in binary form must reproduce the above copyright
10 * notice, this list of conditions and the following disclaimer in the
11 * documentation and/or other materials provided with the distribution.
12 * 3. The name of the author may not be used to endorse or promote products
13 * derived from this software without specific prior written permission.
14 *
15 * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
16 * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
17 * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
18 * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
19 * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
20 * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
21 * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
22 * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
23 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
24 * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
25 * SUCH DAMAGE.
26 *
27 *
28 * $Id: cpu_m68k.c,v 1.4 2005/10/22 17:24:20 debug Exp $
29 *
30 * Motorola 68K CPU emulation.
31 */
32
33 #include <stdio.h>
34 #include <stdlib.h>
35 #include <string.h>
36 #include <ctype.h>
37
38 #include "cpu.h"
39 #include "machine.h"
40 #include "memory.h"
41 #include "misc.h"
42 #include "symbol.h"
43
44
45 #define DYNTRANS_32
46 #define DYNTRANS_VARIABLE_INSTRUCTION_LENGTH
47 #include "tmp_m68k_head.c"
48
49
50 static char *m68k_aname[] = { "a0", "a1", "a2", "a3", "a4", "a5", "fp", "a7" };
51
52
53 /*
54 * m68k_cpu_new():
55 *
56 * Create a new M68K cpu object.
57 *
58 * Returns 1 on success, 0 if there was no matching M68K processor with
59 * this cpu_type_name.
60 */
61 int m68k_cpu_new(struct cpu *cpu, struct memory *mem, struct machine *machine,
62 int cpu_id, char *cpu_type_name)
63 {
64 if (strcasecmp(cpu_type_name, "68020") != 0)
65 return 0;
66
67 cpu->memory_rw = m68k_memory_rw;
68 cpu->update_translation_table = m68k_update_translation_table;
69 cpu->invalidate_translation_caches =
70 m68k_invalidate_translation_caches;
71 cpu->invalidate_code_translation = m68k_invalidate_code_translation;
72 cpu->is_32bit = 1;
73
74 cpu->byte_order = EMUL_BIG_ENDIAN;
75
76 /* Only show name and caches etc for CPU nr 0 (in SMP machines): */
77 if (cpu_id == 0) {
78 debug("%s", cpu->name);
79 }
80
81 return 1;
82 }
83
84
85 /*
86 * m68k_cpu_list_available_types():
87 *
88 * Print a list of available M68K CPU types.
89 */
90 void m68k_cpu_list_available_types(void)
91 {
92 debug("68020\n");
93 /* TODO */
94 }
95
96
97 /*
98 * m68k_cpu_dumpinfo():
99 */
100 void m68k_cpu_dumpinfo(struct cpu *cpu)
101 {
102 /* TODO */
103 debug("\n");
104 }
105
106
107 /*
108 * m68k_cpu_register_dump():
109 *
110 * Dump cpu registers in a relatively readable format.
111 *
112 * gprs: set to non-zero to dump GPRs and some special-purpose registers.
113 * coprocs: set bit 0..3 to dump registers in coproc 0..3.
114 */
115 void m68k_cpu_register_dump(struct cpu *cpu, int gprs, int coprocs)
116 {
117 char *symbol;
118 uint64_t offset;
119 int x = cpu->cpu_id;
120
121 if (gprs) {
122 /* Special registers (pc, ...) first: */
123 symbol = get_symbol_name(&cpu->machine->symbol_context,
124 cpu->pc, &offset);
125
126 debug("cpu%i: pc = 0x%08x", x, (int)cpu->pc);
127 debug(" <%s>\n", symbol != NULL? symbol : " no symbol ");
128 }
129 }
130
131
132 /*
133 * m68k_cpu_register_match():
134 */
135 void m68k_cpu_register_match(struct machine *m, char *name,
136 int writeflag, uint64_t *valuep, int *match_register)
137 {
138 int cpunr = 0;
139
140 /* CPU number: */
141
142 /* TODO */
143
144 /* Register name: */
145 if (strcasecmp(name, "pc") == 0) {
146 if (writeflag) {
147 m->cpus[cpunr]->pc = *valuep;
148 } else
149 *valuep = m->cpus[cpunr]->pc;
150 *match_register = 1;
151 }
152 }
153
154
155 /*
156 * m68k_cpu_show_full_statistics():
157 *
158 * Show detailed statistics on opcode usage on each cpu.
159 */
160 void m68k_cpu_show_full_statistics(struct machine *m)
161 {
162 fatal("m68k_cpu_show_full_statistics(): TODO\n");
163 }
164
165
166 /*
167 * m68k_cpu_tlbdump():
168 *
169 * Called from the debugger to dump the TLB in a readable format.
170 * x is the cpu number to dump, or -1 to dump all CPUs.
171 *
172 * If rawflag is nonzero, then the TLB contents isn't formated nicely,
173 * just dumped.
174 */
175 void m68k_cpu_tlbdump(struct machine *m, int x, int rawflag)
176 {
177 fatal("m68k_cpu_tlbdump(): TODO\n");
178 }
179
180
181 /*
182 * m68k_cpu_interrupt():
183 */
184 int m68k_cpu_interrupt(struct cpu *cpu, uint64_t irq_nr)
185 {
186 fatal("m68k_cpu_interrupt(): TODO\n");
187 return 0;
188 }
189
190
191 /*
192 * m68k_cpu_interrupt_ack():
193 */
194 int m68k_cpu_interrupt_ack(struct cpu *cpu, uint64_t irq_nr)
195 {
196 /* fatal("m68k_cpu_interrupt_ack(): TODO\n"); */
197 return 0;
198 }
199
200
201 /* Helper functions: */
202 static void print_two(unsigned char *instr, int *len)
203 { debug(" %02x%02x", instr[*len], instr[*len+1]); (*len) += 2; }
204 static void print_spaces(int len) { int i; debug(" "); for (i=0; i<16-len/2*5;
205 i++) debug(" "); }
206
207
208 /*
209 * m68k_cpu_disassemble_instr():
210 *
211 * Convert an instruction word into human readable format, for instruction
212 * tracing.
213 *
214 * If running is 1, cpu->pc should be the address of the instruction.
215 *
216 * If running is 0, things that depend on the runtime environment (eg.
217 * register contents) will not be shown, and addr will be used instead of
218 * cpu->pc for relative addresses.
219 */
220 int m68k_cpu_disassemble_instr(struct cpu *cpu, unsigned char *ib,
221 int running, uint64_t dumpaddr, int bintrans)
222 {
223 uint64_t offset;
224 int len = 0;
225 char *symbol;
226
227 if (running)
228 dumpaddr = cpu->pc;
229
230 symbol = get_symbol_name(&cpu->machine->symbol_context,
231 dumpaddr, &offset);
232 if (symbol != NULL && offset==0)
233 debug("<%s>\n", symbol);
234
235 if (cpu->machine->ncpus > 1 && running)
236 debug("cpu%i: ", cpu->cpu_id);
237
238 debug("0x%08x: ", (int)dumpaddr);
239
240 print_two(ib, &len);
241
242 if (ib[0] == 0x48) {
243 if (ib[1] >= 0x40 && ib[1] <= 0x47) {
244 print_spaces(len);
245 debug("swap\td%i\n", ib[1] & 7);
246 } else if (ib[1] >= 0x48 && ib[1] <= 0x4f) {
247 print_spaces(len);
248 debug("bkpt\t#%i\n", ib[1] & 7);
249 } else {
250 print_spaces(len);
251 debug("UNIMPLEMENTED 0x%02x%02x\n", ib[0], ib[1]);
252 }
253 } else if (ib[0] == 0x4a) {
254 if (ib[1] == 0xfc) {
255 print_spaces(len);
256 debug("illegal\n");
257 } else {
258 print_spaces(len);
259 debug("UNIMPLEMENTED 0x%02x%02x\n", ib[0], ib[1]);
260 }
261 } else if (ib[0] == 0x4e) {
262 if (ib[1] >= 0x40 && ib[1] <= 0x4f) {
263 print_spaces(len);
264 debug("trap\t#%i\n", ib[1] & 15);
265 } else if (ib[1] >= 0x50 && ib[1] <= 0x57) {
266 print_two(ib, &len);
267 print_spaces(len);
268 debug("linkw\t%%%s,#%i\n", m68k_aname[ib[1] & 7],
269 ((ib[2] << 8) + ib[3]));
270 } else if (ib[1] >= 0x58 && ib[1] <= 0x5f) {
271 print_spaces(len);
272 debug("unlk\t%%%s\n", m68k_aname[ib[1] & 7]);
273 } else if (ib[1] == 0x70) {
274 print_spaces(len);
275 debug("reset\n");
276 } else if (ib[1] == 0x71) {
277 print_spaces(len);
278 debug("nop\n");
279 } else if (ib[1] == 0x72) {
280 print_two(ib, &len);
281 print_spaces(len);
282 debug("stop\t#0x%04x\n", ((ib[2] << 8) + ib[3]));
283 } else if (ib[1] == 0x73) {
284 print_spaces(len);
285 debug("rte\n");
286 } else if (ib[1] == 0x74) {
287 print_two(ib, &len);
288 print_spaces(len);
289 debug("rtd\t#0x%04x\n", ((ib[2] << 8) + ib[3]));
290 } else if (ib[1] == 0x75) {
291 print_spaces(len);
292 debug("rts\n");
293 } else {
294 print_spaces(len);
295 debug("UNIMPLEMENTED 0x%02x%02x\n", ib[0], ib[1]);
296 }
297 } else {
298 print_spaces(len);
299 debug("UNIMPLEMENTED 0x%02x%02x\n", ib[0], ib[1]);
300 }
301
302 return len;
303 }
304
305
306 #include "tmp_m68k_tail.c"
307

  ViewVC Help
Powered by ViewVC 1.1.26