/[gxemul]/trunk/src/cpus/cpu_alpha_instr.c
This is repository of my old source code which isn't updated any more. Go to git.rot13.org for current projects!
ViewVC logotype

Diff of /trunk/src/cpus/cpu_alpha_instr.c

Parent Directory Parent Directory | Revision Log Revision Log | View Patch Patch

revision 27 by dpavlin, Mon Oct 8 16:19:56 2007 UTC revision 28 by dpavlin, Mon Oct 8 16:20:26 2007 UTC
# Line 25  Line 25 
25   *  SUCH DAMAGE.   *  SUCH DAMAGE.
26   *   *
27   *   *
28   *  $Id: cpu_alpha_instr.c,v 1.11 2006/06/03 06:46:44 debug Exp $   *  $Id: cpu_alpha_instr.c,v 1.12 2006/06/30 20:22:53 debug Exp $
29   *   *
30   *  Alpha instructions.   *  Alpha instructions.
31   *   *
# Line 879  X(to_be_translated) Line 879  X(to_be_translated)
879                  }                  }
880                  ic->f = alpha_loadstore[                  ic->f = alpha_loadstore[
881                      loadstore_type + (imm==0? 4 : 0) + 8 * load                      loadstore_type + (imm==0? 4 : 0) + 8 * load
882                      + (cpu->machine->dyntrans_alignment_check? 16:0)                      + 16 * llsc];
                     + 32 * llsc];  
883                  /*  Load to the zero register is treated as a prefetch                  /*  Load to the zero register is treated as a prefetch
884                      hint. It is ignored here.  */                      hint. It is ignored here.  */
885                  if (load && ra == ALPHA_ZERO) {                  if (load && ra == ALPHA_ZERO) {

Legend:
Removed from v.27  
changed lines
  Added in v.28

  ViewVC Help
Powered by ViewVC 1.1.26