/[gxemul]/trunk/src/cpus/README_DYNTRANS
This is repository of my old source code which isn't updated any more. Go to git.rot13.org for current projects!
ViewVC logotype

Diff of /trunk/src/cpus/README_DYNTRANS

Parent Directory Parent Directory | Revision Log Revision Log | View Patch Patch

revision 20 by dpavlin, Mon Oct 8 16:19:23 2007 UTC revision 22 by dpavlin, Mon Oct 8 16:19:37 2007 UTC
# Line 1  Line 1 
1  $Id: README_DYNTRANS,v 1.6 2005/11/24 01:15:06 debug Exp $  $Id: README_DYNTRANS,v 1.7 2005/12/09 05:34:20 debug Exp $
2    
3  -------------------------------------------------------------------  -------------------------------------------------------------------
4    
5  PPC optimizations TODO:  PPC optimizations TODO:
6    
7          find high-level bottlenecks!          find high-level bottlenecks!
8    
9          inline cr0 field calculation          inline cr0 field calculation
10          inline pc to pointers calculation  
11          load/store with r1 as base          load/store with r1 as base?
12          multiple load/stores in a row  
13          all forms of branches, similar optimizations as with ARM          multiple load/stores in a row (especially with base = r1)
14                  (conditional, link etc)  
15            almost all branches are of the "general" form now, they don't
16                    need to be.
17    
18            combinations of compare + branch, similar to arm?
19    
20  -------------------------------------------------------------------  -------------------------------------------------------------------
21    
# Line 50  Dyntrans TODO: Line 55  Dyntrans TODO:
55    
56    x)  opcode statistics support?    x)  opcode statistics support?
57                  TODO: is instr_call statistics enough?                  TODO: is instr_call statistics enough?
                 TODO: a command line option to turn off instruction  
                         combinations (for debugging)  
58    
59    x)  load/stores:    x)  load/stores:
60                    o)  perhaps refactor/reuse common load/store code?
61                  o)  support for archs that allow transparent                  o)  support for archs that allow transparent
62                      unaligned load/stores (ppc, x86 etc)                      unaligned load/stores (ppc, x86 etc)
63                  o)  alignment checks ==> exceptions                  o)  alignment checks ==> exceptions
Legend:
Removed from v.20  
changed lines
  Added in v.22
  ViewVC Help
Powered by ViewVC 1.1.26