1 |
$Id: README_DYNTRANS,v 1.4 2005/09/28 11:24:19 debug Exp $ |
$Id: README_DYNTRANS,v 1.7 2005/12/09 05:34:20 debug Exp $ |
2 |
|
|
3 |
|
------------------------------------------------------------------- |
4 |
|
|
5 |
|
PPC optimizations TODO: |
6 |
|
|
7 |
|
find high-level bottlenecks! |
8 |
|
|
9 |
|
inline cr0 field calculation |
10 |
|
|
11 |
|
load/store with r1 as base? |
12 |
|
|
13 |
|
multiple load/stores in a row (especially with base = r1) |
14 |
|
|
15 |
|
almost all branches are of the "general" form now, they don't |
16 |
|
need to be. |
17 |
|
|
18 |
|
combinations of compare + branch, similar to arm? |
19 |
|
|
20 |
|
------------------------------------------------------------------- |
21 |
|
|
22 |
|
|
23 |
|
|
24 |
Dyntrans TODO: |
Dyntrans TODO: |
25 |
|
|
31 |
Alpha 32-bit 64 no |
Alpha 32-bit 64 no |
32 |
ARM 32-bit, 16-bit (Thumb) 32 no |
ARM 32-bit, 16-bit (Thumb) 32 no |
33 |
Atmel AVR 16-bit 8 no |
Atmel AVR 16-bit 8 no |
34 |
|
F-CPU ? ? ? |
35 |
HPPA 32-bit 64/32 yes |
HPPA 32-bit 64/32 yes |
36 |
i960 32-bit + variable 32 ? |
i960 32-bit + variable 32 ? |
37 |
IA64 128-bit 64 no |
IA64 128-bit 64 no |
38 |
M68K 16-bit + variable 32 no |
M68K 16-bit + variable 32 no |
39 |
M88K ? 32 (?) ? |
M88K ? 32 (?) ? |
40 |
MIPS 32-bit, 16-bit (MIPS16) 64/32 yes |
MIPS 32-bit, 16-bit (MIPS16) 64/32 yes |
41 |
|
OpenRISC ? ? ? |
42 |
PC532 ? 32 (?) ? |
PC532 ? 32 (?) ? |
43 |
POWER/PPC 32-bit 64/32 no |
POWER/PPC 32-bit 64/32 no |
44 |
SH 32-bit, 16-bit (SHcompact) 64/32 yes(*) |
SH 32-bit, 16-bit (SHcompact) 64/32 yes(*) |
55 |
|
|
56 |
x) opcode statistics support? |
x) opcode statistics support? |
57 |
TODO: is instr_call statistics enough? |
TODO: is instr_call statistics enough? |
|
TODO: a command line option to turn off instruction |
|
|
combinations (for debugging) |
|
58 |
|
|
59 |
x) load/stores: |
x) load/stores: |
60 |
|
o) perhaps refactor/reuse common load/store code? |
61 |
o) support for archs that allow transparent |
o) support for archs that allow transparent |
62 |
unaligned load/stores (ppc, x86 etc) |
unaligned load/stores (ppc, x86 etc) |
63 |
o) alignment checks ==> exceptions |
o) alignment checks ==> exceptions |