1 |
/* |
2 |
* Copyright (C) 2005 Anders Gavare. All rights reserved. |
3 |
* |
4 |
* Redistribution and use in source and binary forms, with or without |
5 |
* modification, are permitted provided that the following conditions are met: |
6 |
* |
7 |
* 1. Redistributions of source code must retain the above copyright |
8 |
* notice, this list of conditions and the following disclaimer. |
9 |
* 2. Redistributions in binary form must reproduce the above copyright |
10 |
* notice, this list of conditions and the following disclaimer in the |
11 |
* documentation and/or other materials provided with the distribution. |
12 |
* 3. The name of the author may not be used to endorse or promote products |
13 |
* derived from this software without specific prior written permission. |
14 |
* |
15 |
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND |
16 |
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE |
17 |
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE |
18 |
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE |
19 |
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL |
20 |
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS |
21 |
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) |
22 |
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT |
23 |
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY |
24 |
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF |
25 |
* SUCH DAMAGE. |
26 |
* |
27 |
* |
28 |
* $Id: cpu_arm.c,v 1.2 2005/06/02 13:52:57 debug Exp $ |
29 |
* |
30 |
* ARM CPU emulation. |
31 |
* |
32 |
* TODO: This is just a dummy so far. |
33 |
*/ |
34 |
|
35 |
#include <stdio.h> |
36 |
#include <stdlib.h> |
37 |
#include <string.h> |
38 |
#include <ctype.h> |
39 |
|
40 |
#include "misc.h" |
41 |
|
42 |
|
43 |
#ifndef ENABLE_ARM |
44 |
|
45 |
|
46 |
#include "cpu_arm.h" |
47 |
|
48 |
|
49 |
/* |
50 |
* arm_cpu_family_init(): |
51 |
* |
52 |
* Bogus, when ENABLE_ARM isn't defined. |
53 |
*/ |
54 |
int arm_cpu_family_init(struct cpu_family *fp) |
55 |
{ |
56 |
return 0; |
57 |
} |
58 |
|
59 |
|
60 |
#else /* ENABLE_ARM */ |
61 |
|
62 |
|
63 |
#include "cpu.h" |
64 |
#include "cpu_arm.h" |
65 |
#include "machine.h" |
66 |
#include "memory.h" |
67 |
#include "symbol.h" |
68 |
|
69 |
|
70 |
extern volatile int single_step; |
71 |
extern int old_show_trace_tree; |
72 |
extern int old_instruction_trace; |
73 |
extern int old_quiet_mode; |
74 |
extern int quiet_mode; |
75 |
|
76 |
|
77 |
/* |
78 |
* arm_cpu_new(): |
79 |
* |
80 |
* Create a new ARM cpu object. |
81 |
*/ |
82 |
struct cpu *arm_cpu_new(struct memory *mem, struct machine *machine, |
83 |
int cpu_id, char *cpu_type_name) |
84 |
{ |
85 |
struct cpu *cpu; |
86 |
|
87 |
if (cpu_type_name == NULL || strcmp(cpu_type_name, "ARM") != 0) |
88 |
return NULL; |
89 |
|
90 |
cpu = malloc(sizeof(struct cpu)); |
91 |
if (cpu == NULL) { |
92 |
fprintf(stderr, "out of memory\n"); |
93 |
exit(1); |
94 |
} |
95 |
|
96 |
memset(cpu, 0, sizeof(struct cpu)); |
97 |
cpu->memory_rw = arm_memory_rw; |
98 |
cpu->name = cpu_type_name; |
99 |
cpu->mem = mem; |
100 |
cpu->machine = machine; |
101 |
cpu->cpu_id = cpu_id; |
102 |
cpu->byte_order = EMUL_BIG_ENDIAN; |
103 |
cpu->bootstrap_cpu_flag = 0; |
104 |
cpu->running = 0; |
105 |
|
106 |
/* Only show name and caches etc for CPU nr 0 (in SMP machines): */ |
107 |
if (cpu_id == 0) { |
108 |
debug("%s", cpu->name); |
109 |
} |
110 |
|
111 |
return cpu; |
112 |
} |
113 |
|
114 |
|
115 |
/* |
116 |
* arm_cpu_dumpinfo(): |
117 |
*/ |
118 |
void arm_cpu_dumpinfo(struct cpu *cpu) |
119 |
{ |
120 |
debug("\n"); |
121 |
|
122 |
/* TODO */ |
123 |
} |
124 |
|
125 |
|
126 |
/* |
127 |
* arm_cpu_list_available_types(): |
128 |
* |
129 |
* Print a list of available ARM CPU types. |
130 |
*/ |
131 |
void arm_cpu_list_available_types(void) |
132 |
{ |
133 |
/* TODO */ |
134 |
|
135 |
debug("ARM\n"); |
136 |
} |
137 |
|
138 |
|
139 |
/* |
140 |
* arm_cpu_register_match(): |
141 |
*/ |
142 |
void arm_cpu_register_match(struct machine *m, char *name, |
143 |
int writeflag, uint64_t *valuep, int *match_register) |
144 |
{ |
145 |
int cpunr = 0; |
146 |
|
147 |
/* CPU number: */ |
148 |
|
149 |
/* TODO */ |
150 |
|
151 |
/* Register name: */ |
152 |
if (strcasecmp(name, "pc") == 0) { |
153 |
if (writeflag) { |
154 |
m->cpus[cpunr]->pc = *valuep; |
155 |
} else |
156 |
*valuep = m->cpus[cpunr]->pc; |
157 |
*match_register = 1; |
158 |
} |
159 |
|
160 |
/* TODO: _LOTS_ of stuff. */ |
161 |
} |
162 |
|
163 |
|
164 |
/* |
165 |
* arm_cpu_disassemble_instr(): |
166 |
* |
167 |
* Convert an instruction word into human readable format, for instruction |
168 |
* tracing. |
169 |
* |
170 |
* If running is 1, cpu->pc should be the address of the instruction. |
171 |
* |
172 |
* If running is 0, things that depend on the runtime environment (eg. |
173 |
* register contents) will not be shown, and addr will be used instead of |
174 |
* cpu->pc for relative addresses. |
175 |
*/ |
176 |
int arm_cpu_disassemble_instr(struct cpu *cpu, unsigned char *instr, |
177 |
int running, uint64_t dumpaddr, int bintrans) |
178 |
{ |
179 |
uint32_t iw; |
180 |
|
181 |
if (running) |
182 |
dumpaddr = cpu->pc; |
183 |
|
184 |
debug("%08x: ", (int)dumpaddr); |
185 |
|
186 |
iw = instr[0] + (instr[1] << 8) + (instr[2] << 16) + (instr[3] << 24); |
187 |
debug("%08x\t", (int)iw); |
188 |
|
189 |
debug("arm_cpu_disassemble_instr(): TODO\n"); |
190 |
|
191 |
return sizeof(uint32_t); |
192 |
} |
193 |
|
194 |
|
195 |
#define MEMORY_RW arm_memory_rw |
196 |
#define MEM_ARM |
197 |
#include "memory_rw.c" |
198 |
#undef MEM_ARM |
199 |
#undef MEMORY_RW |
200 |
|
201 |
|
202 |
/* |
203 |
* arm_cpu_family_init(): |
204 |
* |
205 |
* Fill in the cpu_family struct for ARM. |
206 |
*/ |
207 |
int arm_cpu_family_init(struct cpu_family *fp) |
208 |
{ |
209 |
fp->name = "ARM"; |
210 |
fp->cpu_new = arm_cpu_new; |
211 |
fp->list_available_types = arm_cpu_list_available_types; |
212 |
fp->register_match = arm_cpu_register_match; |
213 |
fp->disassemble_instr = arm_cpu_disassemble_instr; |
214 |
/* fp->register_dump = arm_cpu_register_dump; */ |
215 |
/* fp->run = arm_cpu_run; */ |
216 |
fp->dumpinfo = arm_cpu_dumpinfo; |
217 |
/* fp->show_full_statistics = arm_cpu_show_full_statistics; */ |
218 |
/* fp->tlbdump = arm_cpu_tlbdump; */ |
219 |
/* fp->interrupt = arm_cpu_interrupt; */ |
220 |
/* fp->interrupt_ack = arm_cpu_interrupt_ack; */ |
221 |
return 1; |
222 |
} |
223 |
|
224 |
#endif /* ENABLE_ARM */ |