/[gxemul]/trunk/src/cpu_arm.c
This is repository of my old source code which isn't updated any more. Go to git.rot13.org for current projects!
ViewVC logotype

Annotation of /trunk/src/cpu_arm.c

Parent Directory Parent Directory | Revision Log Revision Log


Revision 6 - (hide annotations)
Mon Oct 8 16:18:11 2007 UTC (12 years, 7 months ago) by dpavlin
File MIME type: text/plain
File size: 5387 byte(s)
++ trunk/HISTORY	(local)
$Id: HISTORY,v 1.772 2005/06/04 12:02:16 debug Exp $
20050428	Disabling the "-fmove-all-movables" option in the configure
		script, because it causes the compile to fail on OpenBSD/sgi.
20050502	Minor updates.
20050503	Removing the WRT54G mode (it was bogus anyway), and adding a
		comment about Windows NT for MIPS in doc/experiments.html.
		Minor updates to the x86 instruction decoding.
20050504	Adding some more x86 instructions.
		Adding support for reading files from ISO9660 CDROMs (including
		gzipped files). It's an ugly hack, but it seems to work.
		Various other minor updates (dev_vga.c, pc_bios.c etc).
20050505	Some more x86-related updates.
		Beginning (what I hope will be) a major code cleanup phase.
		"bootris" (an x86 bootsector) runs :-)
20050506	Adding some more x86 instructions.
20050507	tmpnam => mkstemp.
		Working on a hack to allow VGA charcells to be shown even when
		not running with X11.
		Adding more x86 instructions.
20050508	x86 32-bit SIB addressing fix, and more instructions.
20050509	Adding more x86 instructions.
20050510	Minor documentation updates, and other updates (x86 stuff etc.)
20050511	More x86-related updates.
20050513	Various updates, mostly x86-related. (Trying to fix flag 
		calculation, factoring out the ugly shift/rotate code, and
		some other things.)
20050514	Adding support for loading some old i386 a.out executables.
		Finally beginning the cleanup of machine/PROM/bios dependant
		info.
		Some minor documentation updates.
		Trying to clean up ARCBIOS stuff a little.
20050515	Trying to make it possible to actually use more than one disk
		type per machine (floppy, ide, scsi).
		Trying to clean up the kbd vs PROM console stuff. (For PC and
		ARC emulation modes, mostly.)
		Beginning to add an 8259 interrupt controller, and connecting
		it to the x86 emulation.
20050516	The first x86 interrupts seem to work (keyboard stuff).
		Adding a 8253/8254 programmable interval timer skeleton.
		FreeDOS now reaches a command prompt and can be interacted
		with.
20050517	After some bugfixes, MS-DOS also (sometimes) reaches a
		command prompt now.
		Trying to fix the pckbc to work with MS-DOS' keyb.com, but no
		success yet.
20050518	Adding a simple 32-bit x86 MMU skeleton.
20050519	Some more work on the x86 stuff. (Beginning the work on paging,
		and various other fixes).
20050520	More updates. Working on dev_vga (4-bit graphics modes), adding
		40 columns support to the PC bios emulation.
		Trying to add support for resizing windows when switching
		between graphics modes.
20050521	Many more x86-related updates.
20050522	Correcting the initial stack pointer's sign-extension for
		ARCBIOS emulation (thanks to Alec Voropay for noticing the
		error).
		Continuing on the cleanup (ARCBIOS etc).
		dev_vga updates.
20050523	More x86 updates: trying to add some support for protected mode
		interrupts (via gate descriptors) and many other fixes.
		More ARCBIOS cleanup.
		Adding a device flag which indicates that reads cause no
		side-effects. (Useful for the "dump" command in the debugger,
		and other things.)
		Adding support for directly starting up x86 ELFs, skipping the
		bootloader stage. (Most ELFs, however, are not suitable for
		this.)
20050524	Adding simple 32-bit x86 TSS task switching, but no privilege
		level support yet.
		More work on dev_vga. A small "Copper bars" demo works. :-)
		Adding support for Trap Flag (single-step exceptions), at least
		in real mode, and various other x86-related fixes.
20050525	Adding a new disk image prefix (gH;S;) which can be used to
		override the default nr of heads and sectors per track.
20050527	Various bug fixes, more work on the x86 mode (stack change on
		interrupts between different priv.levels), and some minor
		documentation updates.
20050528	Various fixes (x86 stuff).
20050529	More x86 fixes. An OpenBSD/i386 bootfloppy reaches userland
		and can be interacted with (although there are problems with
		key repetition). NetBSD/i386 triggers a serious CISC-related
		problem: instruction fetches across page boundaries, where
		the later part isn't actually part of the instruction.
20050530	Various minor updates. (Documentation updates, etc.)
20050531	Adding some experimental code (experiments/new_test_*) which
		could be useful for dynamic (but not binary) translation in
		the future.
20050602	Adding a dummy ARM skeleton.
		Fixing the pckbc key repetition problem (by adding release
		scancodes for all keypresses).
20050603	Minor updates for the next release.
20050604	Release testing. Minor updates.

==============  RELEASE 0.3.3  ==============

20050604	There'll probably be a 0.3.3.1 release soon, with some very
		very tiny updates.


1 dpavlin 6 /*
2     * Copyright (C) 2005 Anders Gavare. All rights reserved.
3     *
4     * Redistribution and use in source and binary forms, with or without
5     * modification, are permitted provided that the following conditions are met:
6     *
7     * 1. Redistributions of source code must retain the above copyright
8     * notice, this list of conditions and the following disclaimer.
9     * 2. Redistributions in binary form must reproduce the above copyright
10     * notice, this list of conditions and the following disclaimer in the
11     * documentation and/or other materials provided with the distribution.
12     * 3. The name of the author may not be used to endorse or promote products
13     * derived from this software without specific prior written permission.
14     *
15     * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
16     * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
17     * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
18     * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
19     * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
20     * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
21     * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
22     * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
23     * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
24     * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
25     * SUCH DAMAGE.
26     *
27     *
28     * $Id: cpu_arm.c,v 1.2 2005/06/02 13:52:57 debug Exp $
29     *
30     * ARM CPU emulation.
31     *
32     * TODO: This is just a dummy so far.
33     */
34    
35     #include <stdio.h>
36     #include <stdlib.h>
37     #include <string.h>
38     #include <ctype.h>
39    
40     #include "misc.h"
41    
42    
43     #ifndef ENABLE_ARM
44    
45    
46     #include "cpu_arm.h"
47    
48    
49     /*
50     * arm_cpu_family_init():
51     *
52     * Bogus, when ENABLE_ARM isn't defined.
53     */
54     int arm_cpu_family_init(struct cpu_family *fp)
55     {
56     return 0;
57     }
58    
59    
60     #else /* ENABLE_ARM */
61    
62    
63     #include "cpu.h"
64     #include "cpu_arm.h"
65     #include "machine.h"
66     #include "memory.h"
67     #include "symbol.h"
68    
69    
70     extern volatile int single_step;
71     extern int old_show_trace_tree;
72     extern int old_instruction_trace;
73     extern int old_quiet_mode;
74     extern int quiet_mode;
75    
76    
77     /*
78     * arm_cpu_new():
79     *
80     * Create a new ARM cpu object.
81     */
82     struct cpu *arm_cpu_new(struct memory *mem, struct machine *machine,
83     int cpu_id, char *cpu_type_name)
84     {
85     struct cpu *cpu;
86    
87     if (cpu_type_name == NULL || strcmp(cpu_type_name, "ARM") != 0)
88     return NULL;
89    
90     cpu = malloc(sizeof(struct cpu));
91     if (cpu == NULL) {
92     fprintf(stderr, "out of memory\n");
93     exit(1);
94     }
95    
96     memset(cpu, 0, sizeof(struct cpu));
97     cpu->memory_rw = arm_memory_rw;
98     cpu->name = cpu_type_name;
99     cpu->mem = mem;
100     cpu->machine = machine;
101     cpu->cpu_id = cpu_id;
102     cpu->byte_order = EMUL_BIG_ENDIAN;
103     cpu->bootstrap_cpu_flag = 0;
104     cpu->running = 0;
105    
106     /* Only show name and caches etc for CPU nr 0 (in SMP machines): */
107     if (cpu_id == 0) {
108     debug("%s", cpu->name);
109     }
110    
111     return cpu;
112     }
113    
114    
115     /*
116     * arm_cpu_dumpinfo():
117     */
118     void arm_cpu_dumpinfo(struct cpu *cpu)
119     {
120     debug("\n");
121    
122     /* TODO */
123     }
124    
125    
126     /*
127     * arm_cpu_list_available_types():
128     *
129     * Print a list of available ARM CPU types.
130     */
131     void arm_cpu_list_available_types(void)
132     {
133     /* TODO */
134    
135     debug("ARM\n");
136     }
137    
138    
139     /*
140     * arm_cpu_register_match():
141     */
142     void arm_cpu_register_match(struct machine *m, char *name,
143     int writeflag, uint64_t *valuep, int *match_register)
144     {
145     int cpunr = 0;
146    
147     /* CPU number: */
148    
149     /* TODO */
150    
151     /* Register name: */
152     if (strcasecmp(name, "pc") == 0) {
153     if (writeflag) {
154     m->cpus[cpunr]->pc = *valuep;
155     } else
156     *valuep = m->cpus[cpunr]->pc;
157     *match_register = 1;
158     }
159    
160     /* TODO: _LOTS_ of stuff. */
161     }
162    
163    
164     /*
165     * arm_cpu_disassemble_instr():
166     *
167     * Convert an instruction word into human readable format, for instruction
168     * tracing.
169     *
170     * If running is 1, cpu->pc should be the address of the instruction.
171     *
172     * If running is 0, things that depend on the runtime environment (eg.
173     * register contents) will not be shown, and addr will be used instead of
174     * cpu->pc for relative addresses.
175     */
176     int arm_cpu_disassemble_instr(struct cpu *cpu, unsigned char *instr,
177     int running, uint64_t dumpaddr, int bintrans)
178     {
179     uint32_t iw;
180    
181     if (running)
182     dumpaddr = cpu->pc;
183    
184     debug("%08x: ", (int)dumpaddr);
185    
186     iw = instr[0] + (instr[1] << 8) + (instr[2] << 16) + (instr[3] << 24);
187     debug("%08x\t", (int)iw);
188    
189     debug("arm_cpu_disassemble_instr(): TODO\n");
190    
191     return sizeof(uint32_t);
192     }
193    
194    
195     #define MEMORY_RW arm_memory_rw
196     #define MEM_ARM
197     #include "memory_rw.c"
198     #undef MEM_ARM
199     #undef MEMORY_RW
200    
201    
202     /*
203     * arm_cpu_family_init():
204     *
205     * Fill in the cpu_family struct for ARM.
206     */
207     int arm_cpu_family_init(struct cpu_family *fp)
208     {
209     fp->name = "ARM";
210     fp->cpu_new = arm_cpu_new;
211     fp->list_available_types = arm_cpu_list_available_types;
212     fp->register_match = arm_cpu_register_match;
213     fp->disassemble_instr = arm_cpu_disassemble_instr;
214     /* fp->register_dump = arm_cpu_register_dump; */
215     /* fp->run = arm_cpu_run; */
216     fp->dumpinfo = arm_cpu_dumpinfo;
217     /* fp->show_full_statistics = arm_cpu_show_full_statistics; */
218     /* fp->tlbdump = arm_cpu_tlbdump; */
219     /* fp->interrupt = arm_cpu_interrupt; */
220     /* fp->interrupt_ack = arm_cpu_interrupt_ack; */
221     return 1;
222     }
223    
224     #endif /* ENABLE_ARM */

  ViewVC Help
Powered by ViewVC 1.1.26