/[dynamips]/upstream/dynamips-0.2.7-RC2/dev_dec21140.c
This is repository of my old source code which isn't updated any more. Go to git.rot13.org for current projects!
ViewVC logotype

Diff of /upstream/dynamips-0.2.7-RC2/dev_dec21140.c

Parent Directory Parent Directory | Revision Log Revision Log | View Patch Patch

upstream/dynamips-0.2.7-RC1/dev_dec21140.c revision 7 by dpavlin, Sat Oct 6 16:23:47 2007 UTC upstream/dynamips-0.2.7-RC2/dev_dec21140.c revision 8 by dpavlin, Sat Oct 6 16:24:54 2007 UTC
# Line 66  Line 66 
66  #define DEC21140_CSR_NR  16  #define DEC21140_CSR_NR  16
67    
68  /* CSR5: Status Register */  /* CSR5: Status Register */
69  #define DEC21140_CSR5_TI          0x00000001  #define DEC21140_CSR5_TI          0x00000001  /* TX Interrupt */
70  #define DEC21140_CSR5_RI          0x00000040  #define DEC21140_CSR5_TPS         0x00000002  /* TX Process Stopped */
71    #define DEC21140_CSR5_TU          0x00000004  /* TX Buffer Unavailable */
72    #define DEC21140_CSR5_TJT         0x00000008  /* TX Jabber Timeout */
73    #define DEC21140_CSR5_UNF         0x00000020  /* TX Underflow */
74    #define DEC21140_CSR5_RI          0x00000040  /* RX Interrupt */
75    #define DEC21140_CSR5_RU          0x00000080  /* RX Buffer Unavailable */
76    #define DEC21140_CSR5_RPS         0x00000100  /* RX Process Stopped */
77    #define DEC21140_CSR5_RWT         0x00000200  /* RX Watchdog Timeout */
78    #define DEC21140_CSR5_GTE         0x00000800  /* Gen Purpose Timer Expired */
79    #define DEC21140_CSR5_FBE         0x00002000  /* Fatal Bus Error */
80    #define DEC21140_CSR5_AIS         0x00008000  /* Abnormal Interrupt Summary */
81    #define DEC21140_CSR5_NIS         0x00010000  /* Normal Interrupt Summary */
82    
83    #define DEC21140_NIS_BITS \
84       (DEC21140_CSR5_TI|DEC21140_CSR5_RI|DEC21140_CSR5_TU)
85    
86    #define DEC21140_AIS_BITS \
87       (DEC21140_CSR5_TPS|DEC21140_CSR5_TJT|DEC21140_CSR5_UNF| \
88        DEC21140_CSR5_RU|DEC21140_CSR5_RPS|DEC21140_CSR5_RWT| \
89        DEC21140_CSR5_GTE|DEC21140_CSR5_FBE)
90    
91  #define DEC21140_CSR5_RS_SHIFT    17  #define DEC21140_CSR5_RS_SHIFT    17
92  #define DEC21140_CSR5_TS_SHIFT    20  #define DEC21140_CSR5_TS_SHIFT    20
93    
# Line 393  static void mii_newbit(struct dec21140_d Line 413  static void mii_newbit(struct dec21140_d
413  #endif  #endif
414  }  }
415    
416    /* Update the interrupt status */
417    static inline void dev_dec21140_update_irq_status(struct dec21140_data *d)
418    {
419       int trigger = FALSE;
420       m_uint32_t csr5;
421    
422       /* Work on a temporary copy of csr5 */
423       csr5 = d->csr[5];
424      
425       /* Compute Interrupt Summary */
426       csr5 &= ~(DEC21140_CSR5_AIS|DEC21140_CSR5_NIS);
427    
428       if (csr5 & DEC21140_NIS_BITS) {
429          csr5 |= DEC21140_CSR5_NIS;
430          trigger = TRUE;
431       }
432    
433       if (csr5 & DEC21140_AIS_BITS) {
434          csr5 |= DEC21140_CSR5_AIS;
435          trigger = TRUE;
436       }
437    
438       d->csr[5] = csr5;
439    
440       if (trigger)
441          pci_dev_trigger_irq(d->vm,d->pci_dev);
442       else
443          pci_dev_clear_irq(d->vm,d->pci_dev);
444    }
445    
446  /*  /*
447   * dev_dec21140_access()   * dev_dec21140_access()
448   */   */
# Line 426  void *dev_dec21140_access(cpu_gen_t *cpu Line 476  void *dev_dec21140_access(cpu_gen_t *cpu
476              if (d->csr[6] & DEC21140_CSR6_START_TX)              if (d->csr[6] & DEC21140_CSR6_START_TX)
477                 *data |= 0x03 << DEC21140_CSR5_TS_SHIFT;                 *data |= 0x03 << DEC21140_CSR5_TS_SHIFT;
478                    
479              *data |= d->csr[5] & (DEC21140_CSR5_TI|DEC21140_CSR5_RI);              *data |= d->csr[5];
480              break;              break;
481    
482           case 8:           case 8:
# Line 442  void *dev_dec21140_access(cpu_gen_t *cpu Line 492  void *dev_dec21140_access(cpu_gen_t *cpu
492  #if DEBUG_CSR_REGS  #if DEBUG_CSR_REGS
493        cpu_log(cpu,d->name,"write CSR%u value 0x%x\n",reg,(m_uint32_t)*data);        cpu_log(cpu,d->name,"write CSR%u value 0x%x\n",reg,(m_uint32_t)*data);
494  #endif  #endif
       d->csr[reg] = *data;  
   
495        switch(reg) {        switch(reg) {
496           case 3:           case 3:
497                d->csr[reg] = *data;
498              d->rx_current = d->csr[reg];              d->rx_current = d->csr[reg];
499              break;              break;
500           case 4:           case 4:
501                d->csr[reg] = *data;
502              d->tx_current = d->csr[reg];              d->tx_current = d->csr[reg];
503              break;              break;
504             case 5:
505                d->csr[reg] &= ~(*data);
506                dev_dec21140_update_irq_status(d);
507                break;
508           case 9:           case 9:
509              /*              /*
510               * CSR9, probably they want to mess with MII PHY               * CSR9, probably they want to mess with MII PHY
# Line 462  void *dev_dec21140_access(cpu_gen_t *cpu Line 516  void *dev_dec21140_access(cpu_gen_t *cpu
516               *               *
517               * Also it makes "sh contr f0/0" happy.               * Also it makes "sh contr f0/0" happy.
518               */               */
519              if ((*data&~DEC21140_CSR9_TX_BIT) == (DEC21140_CSR9_MII_READ|              d->csr[reg] = *data;
520    
521                if ((*data & ~DEC21140_CSR9_TX_BIT) == (DEC21140_CSR9_MII_READ|
522                   DEC21140_CSR9_READ|DEC21140_CSR9_MDC_CLOCK)) {                   DEC21140_CSR9_READ|DEC21140_CSR9_MDC_CLOCK)) {
523                 /*                 /*
524                  * read, pop one bit from mii_outbits                  * read, pop one bit from mii_outbits
# Line 480  void *dev_dec21140_access(cpu_gen_t *cpu Line 536  void *dev_dec21140_access(cpu_gen_t *cpu
536                 mii_newbit(d,(*data&DEC21140_CSR9_TX_BIT) ? 1 : 0);                             mii_newbit(d,(*data&DEC21140_CSR9_TX_BIT) ? 1 : 0);            
537              }              }
538              break;              break;
539    
540             default:
541                d->csr[reg] = *data;
542        }        }
543     }     }
544    
# Line 647  static int dev_dec21140_receive_pkt(stru Line 706  static int dev_dec21140_receive_pkt(stru
706    
707     /* Indicate that we have a frame ready */     /* Indicate that we have a frame ready */
708     d->csr[5] |= DEC21140_CSR5_RI;     d->csr[5] |= DEC21140_CSR5_RI;
709       dev_dec21140_update_irq_status(d);
    /* Generate IRQ on CPU */  
    pci_dev_trigger_irq(d->vm,d->pci_dev);  
710     return(TRUE);     return(TRUE);
711  }  }
712    
# Line 826  static int dev_dec21140_handle_txring_si Line 883  static int dev_dec21140_handle_txring_si
883     physmem_copy_u32_to_vm(d->vm,tx_start,0);     physmem_copy_u32_to_vm(d->vm,tx_start,0);
884    
885     /* Interrupt on completion ? */     /* Interrupt on completion ? */
886     if (!(txd0.tdes[1] & DEC21140_TXDESC_IC)) {     if (txd0.tdes[1] & DEC21140_TXDESC_IC) {
887        d->csr[5] |= DEC21140_CSR5_TI;        d->csr[5] |= DEC21140_CSR5_TI;
888        pci_dev_trigger_irq(d->vm,d->pci_dev);        dev_dec21140_update_irq_status(d);
889     }     }
890        
891     return(TRUE);     return(TRUE);
Legend:
Removed from v.7  
changed lines
  Added in v.8
  ViewVC Help
Powered by ViewVC 1.1.26